RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.
☆10Dec 11, 2020Updated 5 years ago
Alternatives and similar repositories for AES_ENCODER
Users that are interested in AES_ENCODER are comparing it to the libraries listed below
Sorting:
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- ComfyUI中文翻译插件,增加了自定义的字典☆11Dec 12, 2023Updated 2 years ago
- FileSystem JSON Database API☆14Nov 22, 2020Updated 5 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Markdown 语法简体中文版（Fork 于繁体中文版 http://markdown.tw/ ）☆12Mar 6, 2019Updated 7 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Basic Android Client/Server Library for finding a Local Network Server IP☆20Apr 11, 2012Updated 13 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- MQTT Client For Android，其中包括了MQTT协议、协议在STM32上移植、HTML5测试。☆13May 4, 2018Updated 7 years ago
- ☆15Oct 19, 2021Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- OpenCore EFI for Dell Latitude 7390☆12Feb 13, 2022Updated 4 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- A MySQL session store for node.js connect.☆41Sep 7, 2011Updated 14 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- The GenSim project☆14Sep 13, 2023Updated 2 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆13Oct 9, 2019Updated 6 years ago
- polar codes encoding and successive cancellation decoding in matlab.☆19Oct 30, 2017Updated 8 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆16Dec 3, 2021Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆15Oct 3, 2023Updated 2 years ago
- polar codes,decoder，LSTM☆16Nov 28, 2018Updated 7 years ago