Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM source, hierarchy, and connectivity to trace failures to root cause.
☆124Oct 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for TraceWeave
Users that are interested in TraceWeave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆256Oct 23, 2026Updated last week
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- ☆63May 22, 2026Updated 5 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆35Sep 29, 2026Updated last month
- ☆25Mar 19, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- ☆49Oct 14, 2026Updated 2 weeks ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- ☆24May 22, 2026Updated 5 months ago
- ☆17Aug 19, 2026Updated 2 months ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- UnityChip Verification AI-Agent☆234Updated this week
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago
- Digital HDL Design Full-stack Agents☆223Updated this week
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 6 months ago
- ☆191Mar 10, 2025Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- SystemVerilog compiler and language services☆1,173Updated this week
- ☆17Feb 9, 2023Updated 3 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- ☆13Oct 23, 2022Updated 4 years ago
- Generate UVM register model from compiled SystemRDL input☆62Nov 25, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆59Jan 6, 2026Updated 9 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆54Mar 3, 2024Updated 2 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆41Aug 26, 2016Updated 10 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆81Mar 6, 2019Updated 7 years ago