Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM source, hierarchy, and connectivity to trace failures to root cause.
☆118Oct 7, 2026Updated this week
Alternatives and similar repositories for TraceWeave
Users that are interested in TraceWeave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆63May 22, 2026Updated 4 months ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆24Jul 14, 2026Updated 2 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Sep 29, 2026Updated last week
- ☆24May 22, 2026Updated 4 months ago
- ☆25Mar 19, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 5 months ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- ☆187Mar 10, 2025Updated last year
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆41Jul 12, 2025Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆53Mar 3, 2024Updated 2 years ago
- A header only C++11 library for functional coverage☆35Updated this week
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- ☆37Sep 10, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆20Aug 8, 2024Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- ☆63Jul 13, 2026Updated 2 months ago
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆23Jul 12, 2026Updated 2 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Digital HDL Design Full-stack Agents☆213Oct 3, 2026Updated last week
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆21Jun 14, 2026Updated 3 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- SystemC Configuration, Control and Inspection (CCI)☆22Jul 7, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- A Claude Code plugin for process management from requirement sorting to delivery☆29Jun 4, 2026Updated 4 months ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- FPU Generator☆21Updated this week
- 正点原子开拓者&新起点FPGA开发板例程☆16Nov 29, 2019Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago