freecores / amberLinks
Amber ARM-compatible core
☆15Updated 11 years ago
Alternatives and similar repositories for amber
Users that are interested in amber are comparing it to the libraries listed below
Sorting:
- PS2 interface☆19Updated 7 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Reverse engineering the XC2064 FPGA☆78Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- Icarus SIMBUS☆19Updated 5 years ago
- Simple RS232 UART☆12Updated 9 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 6 months ago
- ZPUino HDL implementation☆90Updated 6 years ago
- Tools for FPGA development.☆47Updated last week
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- Universal Advanced JTAG Debug Interface☆17Updated last year
- XC2064 bitstream documentation☆17Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Test for video output using the ADV7513 chip on a de10 nano board☆52Updated 6 years ago