freecores / amberLinks
Amber ARM-compatible core
☆15Updated 11 years ago
Alternatives and similar repositories for amber
Users that are interested in amber are comparing it to the libraries listed below
Sorting:
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆47Updated 4 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆70Updated 7 years ago
- PS2 interface☆18Updated 8 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- ZPUino HDL implementation☆91Updated 7 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 8 months ago
- IBM PC Compatible SoC for a commercially available FPGA board☆73Updated 9 years ago
- ☆24Updated 4 years ago
- CMod-S6 SoC☆44Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 11 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 5 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆27Updated 2 years ago