grantae / mips32r1_coreLinks
A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.
☆19Updated 9 years ago
Alternatives and similar repositories for mips32r1_core
Users that are interested in mips32r1_core are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Educational 16-bit MIPS Processor☆17Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- A RISC-V processor☆15Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 4 months ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 9 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆23Updated 6 years ago
- ☆20Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- ☆31Updated 3 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago