Multi-threaded 32-bit embedded core family.
☆24Jul 9, 2012Updated 13 years ago
Alternatives and similar repositories for aemb
Users that are interested in aemb are comparing it to the libraries listed below
Sorting:
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Soft realtime electrophysiology setup☆14Jan 8, 2016Updated 10 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated last week
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- ☆25Aug 11, 2021Updated 4 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- Operad Programming Language in Haskell, by David Darais☆33Apr 1, 2014Updated 11 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Nov 29, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- Yocto Explorer: is a command line tool to ease the manipulation of files under the directory structure adopted by O.S. Systems to organiz…☆10Feb 23, 2022Updated 4 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆20Sep 10, 2025Updated 5 months ago
- A synthesizer using React, ToneJS, and nexusUI.☆10Jul 18, 2016Updated 9 years ago