aeste / aembLinks
Multi-threaded 32-bit embedded core family.
☆24Updated 13 years ago
Alternatives and similar repositories for aemb
Users that are interested in aemb are comparing it to the libraries listed below
Sorting:
- ☆23Updated 3 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- OpenFPGA☆34Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- Open Processor Architecture☆26Updated 9 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- mantle library☆44Updated 2 years ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- ☆112Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Yosys Plugins☆21Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago