flasonil / Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-boardLinks
Compressed Sensing signal decoding with DNN oracle on STM32
☆16Updated 4 years ago
Alternatives and similar repositories for Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board
Users that are interested in Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board are comparing it to the libraries listed below
Sorting:
- MNIST inference on STM32F746 using X-CUBE-AI☆12Updated 6 years ago
- Image Signal Processing Assignments☆16Updated 7 years ago
- Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices☆64Updated 6 months ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Model Training for ADI's MAX78000 and MAX78002 Edge AI Devices☆115Updated 2 weeks ago
- ☆30Updated 5 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Updated 6 years ago
- START HERE: Documentation for ADI's MAX78000 and MAX78002 Edge AI devices☆129Updated 9 months ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 3 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- Master Thesis - Microscopic object image reconstruction using compressive sensing method.☆11Updated 8 years ago
- Image Processing on FPGA using VHDL☆42Updated 11 years ago
- Collection of inverse problems in image processing via Alternating Direction Method (ADM), Alternating Minimization Method (AMA), Group S…☆71Updated 5 years ago
- ☆14Updated 3 years ago
- CC-Cam: A diffuser camera based on Pynq-Z2☆20Updated 5 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆44Updated 5 years ago
- This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer☆20Updated 3 years ago
- ☆13Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆18Updated 5 years ago
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆91Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 6 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆17Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.☆81Updated 9 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 6 years ago
- Wearable Ultra Low-Power Ultrasound probe☆101Updated 9 months ago
- Accelerating DNN inference and training on Zynq☆16Updated 5 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 5 years ago
- ☆13Updated 6 years ago