Alternatives and similar repositories for Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board

Users that are interested in Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board are comparing it to the libraries listed below

• abhishekgb / Ultrasound-Beamforming-
  This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware.
  ☆15Updated 7 years ago
• SAFEERHYDER / FPGA_Ultrasound_DAS_Beamformer
  This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer
  ☆18Updated 3 years ago
• waynezv / FPGA_Ultrasound
  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.
  ☆74Updated 9 years ago
• EEESlab / CMSIS_NN-INTQ
  INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target
  ☆18Updated 5 years ago
• DexWen / LMS-Adaptive-filter
  LMS-Adaptive Filter implement using verilog and Matlab
  ☆43Updated 8 years ago
• linxiaobo110 / rps_u96
  ☆12Updated 4 years ago
• Charmve / AccANN
  🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
  ☆20Updated last year
• louisliuwei / pynq-dpu
  Migrate Xilinx edge AI solution to PYNQ
  ☆17Updated 4 years ago
• ajackevic / ELEC5882
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆30Updated 3 years ago
• dimtass / stm32f746-x-cube-ai-mnist
  MNIST inference on STM32F746 using X-CUBE-AI
  ☆12Updated 5 years ago
• NeuroFan / Algorithmic-SAR-ADC-simulation-files
  HSPICE and MATLAB simulation files of a tracking SAR ADC
  ☆24Updated 11 months ago
• pulp-platform / fann-on-mcu
  ☆31Updated 5 years ago
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆20Updated 2 years ago
• AILearnerLi / DAC-SDC-2020-SEUer
  ☆26Updated 2 years ago
• sfox14 / darknet-zynq
  Accelerating DNN inference and training on Zynq
  ☆15Updated 4 years ago
• labis7 / UNET-FPGA
  Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…
  ☆16Updated 4 years ago
• umaurmi / OPENCL_EXAMPLES_ZEDBOARD
  This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.
  ☆16Updated 9 years ago
• edwardclin2003 / LowPassFilterImageFPGA
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Updated 9 years ago
• AugustinJose1221 / Video-Stitching
  ☆28Updated 4 years ago
• heya5 / ZYNQ_Linux_CNN
  This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…
  ☆12Updated 6 years ago
• maxs-well / LMS-sound-filtering-by-Verilog
  LMS sound filtering by Verilog
  ☆39Updated 5 years ago
• adki / DeepLearningOnFpga-202006
  Lecture Material on Deep Learning Inference using FPGA
  ☆12Updated 5 years ago
• HANLIN-zeng / defect_detection
  我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…
  ☆22Updated 5 years ago
• LHesperus / Radar-Signal-Generation-and-Processing-Experiment
  UESTC-雷达信号产生与处理的设计与验证
  ☆20Updated 6 years ago
• analogdevicesinc / ai8x-synthesis
  Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices
  ☆61Updated 3 weeks ago
• wcs7846 / code-paper-recurrent
  Currently, there are some MATLAB scripe in the folder, but i will implement the C++ code with opencv/eigen library
  ☆9Updated 2 years ago
• ZhaoqxCN / PYNQ-CNN-ATTEMPT
  Some attempts to build CNN on PYNQ.
  ☆24Updated 5 years ago
• buaa-zzx / Deep_learning_on_FPGA
  在FPGA上部署深度学习项目
  ☆21Updated 4 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆42Updated 6 years ago
• arpanvyas / SVM-Gaussian-Classification-FPGA
  SVM Gaussian Classifier of 30x30 greyscale image on Verilog
  ☆2Updated 11 months ago