flasonil / Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-boardLinks
Compressed Sensing signal decoding with DNN oracle on STM32
☆16Updated 4 years ago
Alternatives and similar repositories for Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board
Users that are interested in Deep-Neural-Network-for-CS-based-signal-reconstruction-on-STM32-MCU-board are comparing it to the libraries listed below
Sorting:
- MNIST inference on STM32F746 using X-CUBE-AI☆12Updated 6 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- ☆30Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆18Updated 5 years ago
- 我们基于Xilinx PYNQ-Z2的强大图像处理能力，设计了一款低成本高性能，硬件可灵活配置，处理速度强大的远端现场微缺陷检测设备。Xilinx已内嵌入OpenCV 库，包含有50多项硬件优化的OpenCV 功能，包括Gausian、 Median、Bilateral、H…☆26Updated 6 years ago
- Image Signal Processing Assignments☆16Updated 7 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆19Updated last year
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆17Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Updated last year
- ☆13Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Model Training for ADI's MAX78000 and MAX78002 Edge AI Devices☆113Updated 4 months ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- ☆24Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21Updated last year
- CNN Accelerator for Zynq☆13Updated 6 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated 11 months ago
- Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices☆62Updated 5 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆56Updated 4 years ago
- Deep Compression for PyTorch Model Deployment on Microcontrollers☆19Updated 4 years ago
- My code repositry for common use.☆23Updated 4 years ago
- 在FPGA上部署深度学习项目☆22Updated 4 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Updated 2 years ago