HonkW93 / automatic-verilogLinks
automatic-verilog based on vimscript
☆269Updated last year
Alternatives and similar repositories for automatic-verilog
Users that are interested in automatic-verilog are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- Awesome ASIC design verification☆320Updated 3 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- AMBA bus lecture material☆460Updated 5 years ago
- AMBA AXI VIP☆417Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆176Updated 7 years ago
- uvm AXI BFM(bus functional model)☆256Updated 12 years ago
- Reference examples and short projects using UVM Methodology☆278Updated 3 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆564Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- ☆148Updated this week
- This is for uvm_tb_gen☆35Updated 6 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- Some useful documents of Synopsys☆80Updated 3 years ago
- commit rtl and build cosim env☆36Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- AXI协议规范中文翻译版☆160Updated 3 years ago
- ☆73Updated 4 years ago
- ☆143Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆197Updated 8 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆123Updated 7 years ago
- AXI总线连接器☆103Updated 5 years ago
- The UVM written in Python☆450Updated last month
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆183Updated 2 months ago
- 数字IC秋招项目、手撕代码☆36Updated last year
- UVM examples and projects☆142Updated last month