HonkW93 / automatic-verilog
automatic-verilog based on vimscript
☆239Updated last year
Related projects ⓘ
Alternatives and complementary repositories for automatic-verilog
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- AMBA bus lecture material☆380Updated 4 years ago
- this repository is vim cfg for verilog.☆41Updated 3 months ago
- Awesome ASIC design verification☆268Updated 2 years ago
- uvm AXI BFM(bus functional model)☆233Updated 11 years ago
- AMBA AXI VIP☆363Updated 4 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆154Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆172Updated 4 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆488Updated 2 years ago
- Reference examples and short projects using UVM Methodology☆253Updated 2 years ago
- ☆62Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆119Updated 3 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆178Updated 7 years ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- ☆137Updated 2 weeks ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- ☆141Updated 4 years ago
- commit rtl and build cosim env☆35Updated 7 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- UVM examples and projects☆121Updated 5 years ago
- 数字IC秋招项目、手撕代码☆33Updated 7 months ago
- Yet Another Simulation Architecture☆73Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆104Updated 6 years ago
- AXI总线连接器☆91Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆129Updated 6 years ago
- ☆58Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆266Updated 6 months ago