HonkW93 / automatic-verilogLinks
automatic-verilog based on vimscript
☆273Updated 2 years ago
Alternatives and similar repositories for automatic-verilog
Users that are interested in automatic-verilog are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- this repository is vim cfg for verilog.☆51Updated last year
- AMBA bus lecture material☆471Updated 5 years ago
- Awesome ASIC design verification☆329Updated 3 years ago
- AMBA AXI VIP☆426Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆182Updated 7 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆282Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆204Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- commit rtl and build cosim env☆36Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆149Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- The UVM written in Python☆468Updated last week
- Some useful documents of Synopsys☆90Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆201Updated 8 years ago
- AXI总线连接器☆104Updated 5 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆406Updated last year
- ☆74Updated 4 years ago
- training labs and examples☆434Updated 3 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- ☆199Updated 4 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- This is for uvm_tb_gen☆42Updated 8 months ago