automatic-verilog based on vimscript
☆283Oct 24, 2023Updated 2 years ago
Alternatives and similar repositories for automatic-verilog
Users that are interested in automatic-verilog are comparing it to the libraries listed below
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- ☆75Jul 30, 2021Updated 4 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆282Jan 18, 2026Updated last month
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆196Jan 28, 2026Updated last month
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- ☆29Jul 9, 2025Updated 7 months ago
- this repository is vim cfg for verilog.☆54Feb 9, 2026Updated 3 weeks ago
- ☆221Jun 25, 2025Updated 8 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Synopsys License patcher☆39Sep 12, 2024Updated last year
- Novel GUI Based UVM Testbench Template Builder☆150Apr 14, 2021Updated 4 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- ☆16Apr 21, 2019Updated 6 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Jul 29, 2021Updated 4 years ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆146Jan 23, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- ☆12Nov 11, 2015Updated 10 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆13May 5, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago