HonkW93 / automatic-verilogLinks
automatic-verilog based on vimscript
☆274Updated 2 years ago
Alternatives and similar repositories for automatic-verilog
Users that are interested in automatic-verilog are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- this repository is vim cfg for verilog.☆52Updated last year
- Awesome ASIC design verification☆331Updated 3 years ago
- AMBA bus lecture material☆475Updated 5 years ago
- AMBA AXI VIP☆428Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆185Updated 7 years ago
- uvm AXI BFM(bus functional model)☆263Updated 12 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆579Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆207Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆283Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆388Updated 2 months ago
- commit rtl and build cosim env☆36Updated last year
- ☆65Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆202Updated 8 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆144Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆107Updated 2 years ago
- This is for uvm_tb_gen☆45Updated 9 months ago
- UVM AHB VIP☆87Updated 2 months ago
- ☆74Updated 4 years ago
- ☆150Updated 3 weeks ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆130Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆156Updated 5 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆151Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago