automatic-verilog based on vimscript
☆295Oct 24, 2023Updated 3 years ago
Alternatives and similar repositories for automatic-verilog
Users that are interested in automatic-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆115Oct 31, 2023Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆426Aug 3, 2026Updated 3 months ago
- ☆78Jul 30, 2021Updated 5 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆293Sep 30, 2026Updated last month
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- ☆257Jun 25, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- Synopsys License patcher☆50Sep 12, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- this repository is vim cfg for verilog.☆56Oct 17, 2026Updated 2 weeks ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- ☆39Oct 22, 2026Updated 2 weeks ago
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- Verilog AXI components for FPGA implementation☆2,170Feb 27, 2025Updated last year
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆151Jan 23, 2024Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,977Sep 25, 2026Updated last month
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- IC design and development should be faster，simpler and more reliable☆2,033Dec 31, 2021Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 3 years ago
- OpenTitan: Open source silicon root of trust☆3,741Updated this week
- OpenXuantie - OpenC910 Core☆1,490Jun 28, 2024Updated 2 years ago
- ☆34Jul 9, 2025Updated last year