HonkW93 / automatic-verilogLinks
automatic-verilog based on vimscript
☆266Updated last year
Alternatives and similar repositories for automatic-verilog
Users that are interested in automatic-verilog are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆207Updated last year
- AMBA bus lecture material☆441Updated 5 years ago
- Awesome ASIC design verification☆305Updated 3 years ago
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- AMBA AXI VIP☆405Updated 11 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆196Updated 4 years ago
- uvm AXI BFM(bus functional model)☆248Updated 12 years ago
- ☆145Updated 3 weeks ago
- Novel GUI Based UVM Testbench Template Builder