ZiyangYE / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆37Updated 8 months ago
Alternatives and similar repositories for General-Slow-DDR3-Interface:
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- ☆44Updated 2 years ago
- Portable HyperRAM controller☆51Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆64Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- ☆44Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- Master-thesis-final☆18Updated last year
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated last month
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year