ZiyangYE / General-Slow-DDR3-InterfaceLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38Updated last year
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- Portable HyperRAM controller☆55Updated 5 months ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- ☆45Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- USB Full Speed PHY☆44Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆25Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆76Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year