ZiyangYE / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆37Updated 9 months ago
Alternatives and similar repositories for General-Slow-DDR3-Interface:
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- ☆44Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- ☆44Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Portable HyperRAM controller☆52Updated 2 months ago
- Wishbone interconnect utilities☆38Updated last week
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Master-thesis-final☆18Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 7 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- AGM bitstream utilities and decoded files from Supra☆41Updated 10 months ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- ☆36Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆25Updated 6 years ago