A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38May 7, 2024Updated 2 years ago
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jun 4, 2021Updated 5 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆75Jul 25, 2023Updated 3 years ago
- ☆20Feb 23, 2022Updated 4 years ago
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆15Mar 28, 2025Updated last year
- Yet Another Debug Transport☆30Jul 4, 2026Updated 3 weeks ago
- ☆23Oct 19, 2021Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- AGM bitstream utilities and decoded files from Supra☆56Aug 9, 2025Updated 11 months ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆103Oct 11, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆92Apr 8, 2024Updated 2 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- This is the software component of my RP2040 based USB to Quadrature mouse adaptor☆14Mar 26, 2023Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Linux kernel driver for Semtech SX127x FSK/OOK/LoRa transceivers☆28Feb 13, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- Galaga Arcade Core☆10Aug 4, 2023Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 6 months ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆32Apr 23, 2020Updated 6 years ago