ZiyangYE / General-Slow-DDR3-InterfaceLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38Updated last year
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- Portable HyperRAM controller☆60Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆30Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Master-thesis-final☆19Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆45Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- ☆52Updated 3 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆34Updated last year
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- ☆53Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago