ZiyangYE / General-Slow-DDR3-InterfaceLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38Updated last year
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- ☆45Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆46Updated 3 years ago
- Master-thesis-final☆19Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- ☆34Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆24Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago