ZiyangYE / General-Slow-DDR3-Interface
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38Updated 10 months ago
Alternatives and similar repositories for General-Slow-DDR3-Interface:
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- ☆45Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 11 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Wishbone interconnect utilities☆39Updated last month
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Master-thesis-final☆19Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week