ZiyangYE / General-Slow-DDR3-InterfaceView external linksLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38May 7, 2024Updated last year
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Apr 8, 2024Updated last year
- Linux kernel driver for Semtech SX127x FSK/OOK/LoRa transceivers☆28Feb 13, 2018Updated 8 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated last year
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆90Oct 11, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆18Feb 23, 2022Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- spi memory controller☆22Jan 5, 2017Updated 9 years ago
- Interactive BLE MIDI demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆24Jul 30, 2021Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- ☆21Oct 19, 2021Updated 4 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- ICN6211 Configurator☆43Jul 23, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆27Apr 23, 2020Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated last month
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- Galaga Arcade Core☆11Aug 4, 2023Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- ☆17Apr 7, 2022Updated 3 years ago