ZiyangYE / General-Slow-DDR3-InterfaceLinks
A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
☆38Updated last year
Alternatives and similar repositories for General-Slow-DDR3-Interface
Users that are interested in General-Slow-DDR3-Interface are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Portable HyperRAM controller☆62Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- ☆45Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆17Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- ☆54Updated 3 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆38Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago