drom / spiLinks
spi memory controller
☆22Updated 9 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Updated 11 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated last year
- USB 2.0 Device IP Core☆73Updated 8 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Generic AXI master stub☆19Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 11 months ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- ☆20Updated 3 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- Verilog I2C Slave☆24Updated 11 years ago
- ☆33Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 8 years ago
- Testbenches for HDL projects☆22Updated 3 weeks ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Updated 2 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago