drom / spiLinks
spi memory controller
☆22Updated 8 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 7 months ago
- Generic AXI master stub☆19Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆37Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- ☆21Updated 5 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Testbenches for HDL projects☆19Updated last week
- Implementation of the PCIe physical layer☆44Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆31Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog SPI master and slave☆55Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- ☆36Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago