drom / spiLinks
spi memory controller
☆22Updated 8 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆22Updated last week
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Generic AXI master stub☆19Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- ☆22Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆28Updated 5 months ago
- ☆31Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 10 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last month
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- UART 16550 core☆37Updated 11 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- I2C controller core☆47Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆47Updated 4 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Updated 7 years ago
- QSPI for SoC☆23Updated 6 years ago