drom / spiLinks
spi memory controller
☆22Updated 8 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆26Updated 4 months ago
- Testbenches for HDL projects☆21Updated this week
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Video Stream Scaler☆40Updated 11 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- ☆79Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 11 months ago
- ☆31Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 9 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- IEEE P1735 decryptor for VHDL☆37Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago