jay16udani / ECE745_LC3_VerificationView external linksLinks
North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog
☆11Jun 5, 2017Updated 8 years ago
Alternatives and similar repositories for ECE745_LC3_Verification
Users that are interested in ECE745_LC3_Verification are comparing it to the libraries listed below
Sorting:
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆46Mar 3, 2024Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- ☆26Mar 19, 2021Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆28Mar 23, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- ☆44Jul 20, 2023Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 3, 2026Updated last week
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- ☆10Mar 19, 2025Updated 10 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- YosysHQ SVA AXI Properties☆44Feb 7, 2023Updated 3 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 11 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆11Jun 25, 2025Updated 7 months ago
- Low-level protocol library for communicating with Microchip CMSIS-DAP based debuggers☆16Jun 19, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- ☆17Dec 16, 2025Updated last month
- Copy Word tables to Excel☆10May 14, 2024Updated last year