nicolavianello95 / RISC-VLinks
Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.
☆16Updated 5 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated 11 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Direct Access Memory for MPSoC☆13Updated 2 months ago
- ☆20Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ☆30Updated 2 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- ☆20Updated 5 years ago
- Various low power labs using sky130☆11Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆21Updated 11 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆23Updated 6 months ago
- AXI4 with a FIFO integrated with VIP☆21Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago