nicolavianello95 / RISC-V
Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.
☆14Updated 5 years ago
Alternatives and similar repositories for RISC-V:
Users that are interested in RISC-V are comparing it to the libraries listed below
- APB Logic☆17Updated 4 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- Basic Verilog Ethernet core and C driver functions☆11Updated 2 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- SystemVerilog Logger☆17Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 weeks ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆13Updated last month
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- RISC-V soft-core PEs for TaPaSCo☆18Updated 10 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆30Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Source-Opened RISCV for Crypto☆15Updated 3 years ago
- SRAM☆8Updated 4 years ago