nicolavianello95 / RISC-V
Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.
☆13Updated 4 years ago
Alternatives and similar repositories for RISC-V:
Users that are interested in RISC-V are comparing it to the libraries listed below
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 8 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last week
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- ☆12Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last week
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- APB Logic☆17Updated 3 months ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Basic Verilog Ethernet core and C driver functions☆11Updated last month
- 32-bit soft RISCV processor for FPGA applications☆15Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆29Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 3 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated 2 months ago
- A small RISC-V core (VHDL)☆7Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago