RISC-V by VectorBlox
☆12Jul 19, 2017Updated 9 years ago
Alternatives and similar repositories for orca-1
Users that are interested in orca-1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆35Jun 22, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Updated this week
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- TCP protocol test suite written for titan.core (open source TTCN-3 compiler and runtime).☆12May 5, 2025Updated last year
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- ☆12Mar 9, 2026Updated 7 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 7 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Little utility sketches that I use frequently☆10Jan 11, 2021Updated 5 years ago
- bpftrace scripts for tracing erlang beam☆10Apr 16, 2020Updated 6 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- Functional Data Structures in Erlang and Elixir☆13Mar 25, 2021Updated 5 years ago
- Configure NVMe by CLI, and test it with fio!☆18Oct 15, 2026Updated 3 weeks ago
- Pulled out Linux kernel code to run in userland so they could be targeted by AFL and KLEE☆20Jan 29, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Processor module for CubeSat satellites, developed primarily for the ArduSat-X and ArduSat-1 missions☆14Sep 1, 2019Updated 7 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- This is a 8-bit datapath hardware implementation of AES.☆11Jun 23, 2017Updated 9 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆32Dec 10, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- ☆15Oct 26, 2026Updated last week
- ☆16May 8, 2018Updated 8 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago