riscveval / orca-1View external linksLinks
RISC-V by VectorBlox
☆11Jul 19, 2017Updated 8 years ago
Alternatives and similar repositories for orca-1
Users that are interested in orca-1 are comparing it to the libraries listed below
Sorting:
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Sep 15, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated last year
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 8 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- ☆10Jan 27, 2026Updated 2 weeks ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆10Oct 18, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- This example Arduino sketch and library are from a video tutorial on YouTube called "Logging GPS Data to an SD Card with Arduino." Note t…☆11May 25, 2019Updated 6 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 5 months ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- Docker templates for unRAID☆11Feb 7, 2026Updated last week
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- C#版本的word,excel操作程序☆11Dec 4, 2015Updated 10 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week