RISC-V by VectorBlox
☆11Jul 19, 2017Updated 8 years ago
Alternatives and similar repositories for orca-1
Users that are interested in orca-1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- 16 bit RISC-V proof of concept☆26Jan 5, 2026Updated 5 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆54May 16, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Little utility sketches that I use frequently☆10Jan 11, 2021Updated 5 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 9 months ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- Processor module for CubeSat satellites, developed primarily for the ArduSat-X and ArduSat-1 missions☆15Sep 1, 2019Updated 6 years ago
- Pulled out Linux kernel code to run in userland so they could be targeted by AFL and KLEE☆20Jan 29, 2020Updated 6 years ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- This example Arduino sketch and library are from a video tutorial on YouTube called "Logging GPS Data to an SD Card with Arduino." Note t…☆11May 25, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Kit CatSat Zero☆15Sep 8, 2020Updated 5 years ago
- Docker templates for unRAID☆11May 30, 2026Updated 2 weeks ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 3 months ago
- GWT modules containing d3.js script files☆22May 6, 2016Updated 10 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 9 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 10 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆33Jun 2, 2026Updated last week
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- Convert nested CSS into usable HTML☆11Jul 17, 2019Updated 6 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- Code repository for Build Supercomputers with Raspberry Pi 3 by Packt☆20Jan 18, 2023Updated 3 years ago
- libPointCloud SDK is a cross-platform library for PointCloud.AI® DepthEye™ depth cameras.☆15Dec 31, 2020Updated 5 years ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- web crawler to grab itunes podcast info☆20Nov 4, 2013Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆24Sep 26, 2019Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- arduino pager 80 character cc1101 module☆17Mar 16, 2015Updated 11 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 9, 2026Updated last week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆33Jun 2, 2026Updated last week
- Code to accompany Kindle E-Book "Build Your Own Computer - From Scratch"☆16May 25, 2019Updated 7 years ago
- dyno software☆17Jul 24, 2020Updated 5 years ago