cogenda / VA-BSIM48Links
Verilog-A implementation of MOSFET model BSIM4.8
☆14Updated 6 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- Intel's Analog Detailed Router☆39Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- skywater 130nm pdk☆37Updated last week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆41Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆29Updated 5 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- Verilog-A simulation models☆90Updated last month
- Files for Advanced Integrated Circuits☆32Updated this week
- ☆20Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- BAG framework☆41Updated last year
- LAYout with Gridded Objects v2☆66Updated 5 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- Skywaters 130nm Klayout PDK☆30Updated 10 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated this week
- Combination of Analog Circuit Sizing and DL.☆17Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Updated last year
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆37Updated 3 years ago