cogenda / VA-BSIM48View external linksLinks
Verilog-A implementation of MOSFET model BSIM4.8
☆15Oct 4, 2019Updated 6 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last week
- Verilog-A simulation models☆93Oct 29, 2025Updated 3 months ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- Top-level repository for the ACT EDA flow☆38Feb 9, 2026Updated last week
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- An innovative Verilog-A compiler☆180Aug 20, 2024Updated last year
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- Code for paper: Localized matrix factorization for recommendation based on matrix block diagonal forms☆10Jan 27, 2015Updated 11 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Suite for Analysis of Molecular Simulations☆11Aug 28, 2025Updated 5 months ago
- The Concurrent Design Platform C# Software Development Kit that is compliant with ECSS-E-TM-10-25 Annex A and Annex C☆11Dec 24, 2025Updated last month
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- ☆12Feb 14, 2022Updated 4 years ago
- A low-overhead, task-based threading API using a thread-pool of C++11 threads☆11Oct 29, 2018Updated 7 years ago
- List of resources about modern dynamic polymorphism in C++.☆12Sep 29, 2018Updated 7 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Neuromorphic simulator with two modes of computation☆10Jul 31, 2025Updated 6 months ago
- ARPEScape is a MATLAB-based app that contains a set of tools and functions for analysing the electronic structure of materials using phot…☆13Mar 30, 2025Updated 10 months ago
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 9 years ago
- Use matlab to control comsol and search for best params☆14Dec 16, 2020Updated 5 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- C++ library for finding Strongly Connected Components in parallel, based on paper: https://dl.acm.org/citation.cfm?id=2851161☆12May 22, 2018Updated 7 years ago
- SKILL / SKILL++ Syntax highlighting for vim☆11Nov 16, 2021Updated 4 years ago
- The Concurrent Design Platform Web Services that are compliant with ECSS-E-TM-10-25 Annex A and Annex C☆14Jan 21, 2026Updated 3 weeks ago
- Composable high-level instrumentation for C libraries' malloc and friends☆18Nov 15, 2025Updated 3 months ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- SPar is an internal DSL for high-level stream parallelism☆10Aug 2, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Software framework for Designing and Mapping a CNN onto neuromorphic chip with crossbar array of synapses.☆11Jan 24, 2020Updated 6 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- An experimental lexer and parser generator☆10Jul 31, 2018Updated 7 years ago
- Parallel high performance C++ containers (set and map)☆16Feb 25, 2024Updated last year