cogenda / VA-BSIM48Links
Verilog-A implementation of MOSFET model BSIM4.8
☆14Updated 5 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- Automatic generation of real number models from analog circuits☆43Updated last year
- Open source process design kit for 28nm open process☆60Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Verilog-A simulation models☆78Updated 3 weeks ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Files for Advanced Integrated Circuits☆29Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated last month
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 2 weeks ago
- ☆20Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆48Updated last month
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- skywater 130nm pdk☆32Updated last week
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆50Updated this week
- BAG framework☆41Updated last year
- ☆33Updated 5 years ago
- Hardware Description Library☆82Updated 4 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- ☆19Updated last year
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- KLayout technology files for FreePDK45☆22Updated 4 years ago
- ☆44Updated 5 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 3 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆22Updated last year