cogenda / VA-BSIM48

Related projects ⓘ

Alternatives and complementary repositories for VA-BSIM48

• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated last week
• AyarLabs / ACG
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆13Updated 4 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆37Updated 5 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆24Updated last year
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆20Updated 5 months ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆29Updated 4 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆49Updated last week
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆26Updated 3 weeks ago
• analogdevicesinc / vampyre
  ☆17Updated 7 months ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆39Updated 4 months ago
• aolofsson / IDEA
  ☆29Updated 4 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆38Updated last year
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆46Updated 4 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 2 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆45Updated 6 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆45Updated last week
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆20Updated 3 years ago
• pradeepsk13 / vsdsram_sky130_1.8V
  Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node
  ☆13Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆51Updated 7 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆52Updated last month
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆21Updated last year
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆43Updated last year
• aolofsson / POSH
  ☆39Updated 4 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆69Updated 2 months ago