cogenda / VA-BSIM48Links
Verilog-A implementation of MOSFET model BSIM4.8
☆14Updated 6 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆39Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- skywater 130nm pdk☆40Updated last week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆24Updated last year
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Files for Advanced Integrated Circuits☆34Updated this week
- Verilog-A simulation models☆90Updated 2 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- ☆20Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆64Updated this week
- Custom IC Design Platform☆44Updated this week
- Open source process design kit for 28nm open process☆72Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- BAG framework☆41Updated last year
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated 2 weeks ago
- Open Analog Design Environment☆25Updated 2 years ago
- ☆25Updated last month
- ☆33Updated 5 years ago
- Hardware Description Library☆88Updated 9 months ago