cogenda / VA-BSIM48
Verilog-A implementation of MOSFET model BSIM4.8
☆13Updated 5 years ago
Alternatives and similar repositories for VA-BSIM48:
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated last week
- Verilog-A simulation models☆69Updated 3 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆34Updated 5 years ago
- ☆16Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆27Updated this week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆20Updated last month
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- A tiny Python package to parse spice raw data files.☆52Updated 2 years ago
- Open Analog Design Environment☆23Updated last year
- Files for Advanced Integrated Circuits☆28Updated last month
- BAG framework☆40Updated 8 months ago
- skywater 130nm pdk☆28Updated last month
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- Parasitic Extraction for KLayout☆19Updated last week
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Interchange formats for chip design.☆29Updated 3 weeks ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago