cogenda / VA-BSIM48Links
Verilog-A implementation of MOSFET model BSIM4.8
☆14Updated 6 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- Automatic generation of real number models from analog circuits☆44Updated last year
- Verilog-A simulation models☆82Updated 2 months ago
- BAG framework☆41Updated last year
- ☆20Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆57Updated last week
- ☆17Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Updated 5 years ago
- Files for Advanced Integrated Circuits☆31Updated last week
- ☆33Updated 5 years ago
- skywater 130nm pdk☆36Updated last week
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 5 months ago
- Open source process design kit for 28nm open process☆61Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated this week
- KLayout technology files for FreePDK45☆23Updated 4 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- How to correctly write a flicker-noise model for RF simulation.☆23Updated 3 weeks ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- LAYout with Gridded Objects v2☆64Updated 3 months ago