cogenda / VA-BSIM48Links
Verilog-A implementation of MOSFET model BSIM4.8
☆14Updated 6 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- ☆20Updated 4 years ago
- skywater 130nm pdk☆36Updated this week
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- Files for Advanced Integrated Circuits☆32Updated 3 weeks ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆17Updated 3 years ago
- ☆33Updated 5 years ago
- Open source process design kit for 28nm open process☆67Updated last year
- Verilog-A simulation models☆86Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 2 months ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆18Updated 6 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- BAG framework☆41Updated last year
- Library of open source Process Design Kits (PDKs)☆59Updated 2 weeks ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 4 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Open Analog Design Environment☆25Updated 2 years ago
- Top-level repository for the ACT EDA flow☆34Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago