cogenda / VA-BSIM48Links
Verilog-A implementation of MOSFET model BSIM4.8
☆14Updated 6 years ago
Alternatives and similar repositories for VA-BSIM48
Users that are interested in VA-BSIM48 are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆39Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- skywater 130nm pdk☆35Updated this week
- Verilog-A simulation models☆84Updated this week
- Automatic generation of real number models from analog circuits☆45Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- BAG framework☆41Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Files for Advanced Integrated Circuits☆31Updated last week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆23Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated 3 weeks ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- ☆20Updated 3 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆25Updated last year
- ☆33Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 4 months ago
- Open source process design kit for 28nm open process☆66Updated last year
- ☆40Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- ☆17Updated 3 years ago
- A python3 gm/ID starter kit☆54Updated 2 months ago