OSCC-Project / AiEDALinks
RTL-to-Vector-to-GDS
☆18Updated this week
Alternatives and similar repositories for AiEDA
Users that are interested in AiEDA are comparing it to the libraries listed below
Sorting:
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆20Updated 10 months ago
- ☆61Updated 3 weeks ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- Artificial Netlist Generator☆43Updated last year
- ☆31Updated 3 years ago
- ☆12Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- ☆26Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- ☆85Updated last month
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- OpenROAD's Chatbot Assistant☆21Updated this week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- ☆88Updated this week
- ☆47Updated last year
- Machine Generated Analog IC Layout☆255Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- ☆47Updated last year
- UCSD Detailed Router☆91Updated 4 years ago