OSCC-Project / AiEDALinks
RTL-to-Vector-to-GDS
☆45Updated last week
Alternatives and similar repositories for AiEDA
Users that are interested in AiEDA are comparing it to the libraries listed below
Sorting:
- ☆69Updated last month
- Artificial Netlist Generator☆44Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 6 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- ☆32Updated 3 years ago
- ☆21Updated last year
- ☆26Updated 4 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆13Updated 2 years ago
- ☆105Updated 3 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- ☆77Updated 6 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆75Updated 10 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆59Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆49Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆23Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- awesome-Analog-IC-Design-Automation☆43Updated 2 years ago
- ☆48Updated last year
- Machine Generated Analog IC Layout☆261Updated last year
- LAYout with Gridded Objects v2☆66Updated 5 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago