OSCC-Project / AiEDALinks
RTL-to-Vector-to-GDS
☆56Updated last month
Alternatives and similar repositories for AiEDA
Users that are interested in AiEDA are comparing it to the libraries listed below
Sorting:
- ☆32Updated 4 years ago
- ☆73Updated 3 months ago
- ☆26Updated 4 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Updated 2 years ago
- ☆50Updated last year
- Intel's Analog Detailed Router☆40Updated 6 years ago
- VLSI EDA Global Router☆79Updated 8 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆25Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆121Updated last week
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆47Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆80Updated last year
- ☆14Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- ☆98Updated this week
- ☆20Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- ☆79Updated 3 weeks ago
- ☆109Updated 6 years ago