A set of rules and recommendations for analog and digital circuit designers.
☆31Nov 4, 2024Updated last year
Alternatives and similar repositories for Circuit-Designers-Etiquette
Users that are interested in Circuit-Designers-Etiquette are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Online viewer of Xschem schematic files☆35Dec 14, 2025Updated 10 months ago
- Waveform Generator☆12Jul 18, 2022Updated 4 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 2 months ago
- ☆40Sep 10, 2026Updated last month
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆32Jun 5, 2025Updated last year
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Reinforcement learning assisted analog layout design flow.☆41Jul 29, 2024Updated 2 years ago
- Custom IC Creator Simulation tools☆27Aug 14, 2026Updated 2 months ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 11 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆321Updated this week
- ☆18Oct 1, 2024Updated 2 years ago
- Parasitic Extraction for KLayout☆46Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆68Mar 13, 2025Updated last year
- Characterizer☆39Aug 26, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆61Updated this week
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated 2 months ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- An innovative Verilog-A compiler - reloaded☆52Oct 6, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆10Dec 17, 2022Updated 3 years ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆77Jun 5, 2026Updated 4 months ago
- This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …☆58Jun 25, 2026Updated 3 months ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Oct 11, 2026Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- Open-source PDK version manager☆68Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆851Updated this week
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Jun 30, 2025Updated last year
- A python3 gm/ID starter kit☆99May 22, 2026Updated 4 months ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆29Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆72Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago