iic-jku / Circuit-Designers-Etiquette
A set of rules and recommendations for analog and digital circuit designers.
☆25Updated this week
Related projects ⓘ
Alternatives and complementary repositories for Circuit-Designers-Etiquette
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- Circuit Automatic Characterization Engine☆45Updated 2 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆37Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- ☆69Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- Skywaters 130nm Klayout PDK☆19Updated 3 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- Learning to do things with the Skywater 130nm process☆71Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- ☆39Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- KLayout technology files for Skywater SKY130☆38Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- A python3 gm/ID starter kit☆38Updated 2 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- ☆19Updated last year
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆129Updated last week
- A 10bit SAR ADC in Sky130☆19Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 8 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- ☆11Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆31Updated last week