A set of rules and recommendations for analog and digital circuit designers.
☆31Nov 4, 2024Updated last year
Alternatives and similar repositories for Circuit-Designers-Etiquette
Users that are interested in Circuit-Designers-Etiquette are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Online viewer of Xschem schematic files☆33Dec 14, 2025Updated 8 months ago
- ☆39Jul 23, 2026Updated 3 weeks ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆29Jan 14, 2026Updated 7 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 3 weeks ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Reinforcement learning assisted analog layout design flow.☆40Jul 29, 2024Updated 2 years ago
- Custom IC Creator Simulation tools☆27Updated this week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆286Updated this week
- ☆17Oct 1, 2024Updated last year
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 9 months ago
- Parasitic Extraction for KLayout☆46Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆65Mar 13, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Characterizer☆39Jun 26, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- SAR ADC on tiny tapeout☆54Jan 29, 2025Updated last year
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- An innovative Verilog-A compiler - reloaded☆47Aug 11, 2026Updated last week
- ☆10Dec 17, 2022Updated 3 years ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆73Jun 5, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …☆58Jun 25, 2026Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆74May 13, 2026Updated 3 months ago
- Open-source PDK version manager☆58Jul 9, 2026Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆49Updated this week
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆798Updated this week
- A python3 gm/ID starter kit☆94May 22, 2026Updated 2 months ago
- ☆16Jun 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Jul 6, 2026Updated last month
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆61Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,005Updated this week
- ☆51Feb 7, 2025Updated last year