wulffern / aicex
Files for Advanced Integrated Circuits
☆28Updated last month
Alternatives and similar repositories for aicex:
Users that are interested in aicex are comparing it to the libraries listed below
- A python3 gm/ID starter kit☆47Updated 7 months ago
- Advanced integrated circuits 2023☆30Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Advanced Integrated Circuits 2024☆25Updated 5 months ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- ☆75Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆51Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆60Updated 3 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 2 weeks ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Verilog-A simulation models☆68Updated 3 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 9 months ago
- Custom IC Creator Simulation tools☆16Updated last month
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated this week
- Solve one design problem each day for a month☆40Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆34Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆17Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆10Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- ☆11Updated 3 years ago