Donald Amundson's Python interface to OpenAccess IC design data API
☆18Apr 23, 2010Updated 15 years ago
Alternatives and similar repositories for pyoa
Users that are interested in pyoa are comparing it to the libraries listed below
Sorting:
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- BAG framework☆41Jul 24, 2024Updated last year
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- This library is a low level parser for the OpenAccess file format.☆15Jun 24, 2017Updated 8 years ago
- Circuit analysis environment for Python☆61Sep 6, 2024Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated 3 weeks ago
- ☆20Apr 19, 2024Updated last year
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Cadence Virtuoso Git Integration written in SKILL++☆157Sep 3, 2022Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- A seamless python to Cadence Virtuoso Skill interface☆255Feb 26, 2025Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆96Mar 6, 2022Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Feb 23, 2026Updated last week
- Files for Advanced Integrated Circuits☆36Jan 17, 2026Updated last month
- PSF simulation data c++ library☆27Jan 14, 2024Updated 2 years ago
- BAG framework☆32Dec 27, 2024Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- Generate SVG schematics and block diagrams without a mouse.☆31Jul 5, 2025Updated 7 months ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- 本文提出了一种基于多视图卷积神经网络的三维物体识别算法，以实现三维物体的准确识别。首先实现一个标准的卷积神经网络架构，该架构经过训练可以独立地识别形状的渲染视图，以实现即使从单一视图中也可以识别出一个三维形状。随后使用该三维物体多个角度的二维视图通过卷积神经网络识别的结果进…☆11May 16, 2022Updated 3 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- 基于GSConv+SlimNeck的YOLOv5的消防通道占用检测系统☆10Nov 24, 2023Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆147Feb 11, 2026Updated 2 weeks ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- A Python and SKILL Framework for Cadence Virtuoso☆49Dec 13, 2025Updated 2 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Dec 18, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago