Donald Amundson's Python interface to OpenAccess IC design data API
☆19Apr 23, 2010Updated 16 years ago
Alternatives and similar repositories for pyoa
Users that are interested in pyoa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Circuit analysis environment for Python☆62Updated this week
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- PSF simulation data c++ library☆30Jan 14, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- BAG framework☆43Jul 24, 2024Updated 2 years ago
- Cadence Virtuoso Design Management System☆39Nov 13, 2022Updated 3 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆162Sep 3, 2022Updated 3 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆184Aug 20, 2026Updated last week
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A seamless python to Cadence Virtuoso Skill interface☆340Mar 23, 2026Updated 5 months ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 3 months ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆99Mar 6, 2022Updated 4 years ago
- ☆51Feb 7, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆57Dec 13, 2025Updated 8 months ago
- KiCad RF Stuff☆14Aug 17, 2021Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 16 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆142Jul 7, 2026Updated last month
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆57Nov 13, 2022Updated 3 years ago
- ADMS is a code generator for some of Verilog-A☆106Nov 28, 2022Updated 3 years ago
- This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …☆58Jun 25, 2026Updated 2 months ago
- python with flask☆10Jun 26, 2020Updated 6 years ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆31Updated this week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Jul 28, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Interchange formats for chip design.☆40Feb 15, 2026Updated 6 months ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- ☆16Mar 16, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆171Jul 7, 2026Updated last month
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 5 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 6 months ago