henjo / pyoa

Related projects ⓘ

Alternatives and complementary repositories for pyoa

• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆22Updated last year
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆13Updated 4 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated 2 months ago
• MatBucher / ekv3model
  ☆13Updated 6 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆51Updated 7 years ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 7 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆33Updated 8 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆39Updated 2 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆13Updated 7 years ago
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆26Updated last week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆15Updated 4 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆21Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated 3 weeks ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 4 months ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆17Updated 3 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆35Updated this week
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆49Updated this week
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated 11 months ago
• wulffern / cicsim
  Custom IC Creator Simulation tools
  ☆10Updated this week
• klayoutmatthias / tf_import
  Reads a Cadence techfile into KLayout and produces layer properties from it
  ☆23Updated last year