klayoutmatthias / dump_oas_gds2
An OASIS and GDS2 (chip layout format) binary dump tool for debugging
☆40Updated 7 years ago
Alternatives and similar repositories for dump_oas_gds2:
Users that are interested in dump_oas_gds2 are comparing it to the libraries listed below
- This library is a low level parser for the GDSII file format.☆34Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- C++ library and command-line utility for reading GDSII geometry files☆45Updated 4 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 9 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆21Updated 8 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- GDS to ASCII Converter☆19Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- BAG framework☆40Updated 8 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆34Updated last year
- A C++ VLSI circuit schematic and layout database library☆14Updated 8 months ago
- ☆33Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- ☆22Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- GDSII manipulation libaray☆16Updated last year
- Python package for IBIS-AMI model development and testing☆28Updated last week
- ☆41Updated 5 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 9 months ago
- KLayout technology files for FreePDK45☆22Updated 3 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Cadence Virtuoso Design Management System☆33Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆114Updated 2 weeks ago
- Parsing and generating popular formats of circuit netlist☆32Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Skill language interpreter☆63Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago