Alternatives and similar repositories for dump_oas_gds2:

Users that are interested in dump_oas_gds2 are comparing it to the libraries listed below

• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆32Updated 7 years ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆45Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆117Updated last year
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆14Updated 7 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 8 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 4 months ago
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆21Updated 7 months ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆19Updated last year
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆21Updated 3 years ago
• cibyr / lefdef
  Library Exchange Format (LEF) and Design Exchange Format (DEF)
  ☆19Updated 4 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• eugmes / python-gdsii
  GDSII manipulation libaray
  ☆16Updated last year
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆28Updated 3 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 5 years ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆30Updated 9 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated last week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 10 months ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆31Updated 2 years ago
• kiwa3927 / PVconverter
  PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…
  ☆13Updated 3 years ago
• jonpry / Pill
  Skill language interpreter
  ☆63Updated 4 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 6 months ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆34Updated 11 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated 2 months ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆27Updated last week
• jefftrull / EDASkel
  A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…
  ☆39Updated 2 months ago
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆20Updated 6 years ago
• christophmuellerorg / spectre_python
  Simple and most probably incomplete parser for spectre netlists
  ☆16Updated 8 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago