Alternatives and similar repositories for dump_oas_gds2

Users that are interested in dump_oas_gds2 are comparing it to the libraries listed below

• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆48Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆121Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 3 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆22Updated last year
• eugmes / python-gdsii
  GDSII manipulation libaray
  ☆16Updated last year
• laurentc2 / FreePDK45_for_KLayout
  KLayout technology files for FreePDK45
  ☆22Updated 4 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 3 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆31Updated last week
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆23Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆121Updated 2 months ago
• clin99 / awesome-eda
  ☆92Updated 6 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated last year
• jonpry / Pill
  Skill language interpreter
  ☆67Updated 4 years ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆118Updated 4 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆32Updated 3 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated this week
• jefftrull / EDASkel
  A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…
  ☆39Updated 8 months ago
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆28Updated 3 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆42Updated last year
• kiwa3927 / PVconverter
  PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…
  ☆13Updated 3 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 2 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago