klayoutmatthias / dump_oas_gds2
An OASIS and GDS2 (chip layout format) binary dump tool for debugging
☆40Updated 7 years ago
Alternatives and similar repositories for dump_oas_gds2
Users that are interested in dump_oas_gds2 are comparing it to the libraries listed below
Sorting:
- This library is a low level parser for the GDSII file format.☆34Updated 7 years ago
- C++ library and command-line utility for reading GDSII geometry files☆45Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- GDSII manipulation libaray☆16Updated last year
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- KLayout technology files for FreePDK45☆22Updated 3 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 11 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆21Updated 10 months ago
- ☆22Updated 4 years ago
- Interchange formats for chip design.☆29Updated this week
- BAG framework☆40Updated 9 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆116Updated last month
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- ☆92Updated 5 years ago
- BAG framework☆29Updated 4 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Skill language interpreter☆64Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆33Updated 2 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆37Updated last year
- Python package for IBIS-AMI model development and testing☆28Updated this week
- Database and Tool Framework for EDA☆113Updated 4 years ago
- GDSII file format links☆13Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated last week
- UCSD Detailed Router☆87Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 10 months ago