An OASIS and GDS2 (chip layout format) binary dump tool for debugging
☆46Dec 5, 2017Updated 8 years ago
Alternatives and similar repositories for dump_oas_gds2
Users that are interested in dump_oas_gds2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆14Sep 3, 2018Updated 7 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆56Jun 30, 2017Updated 8 years ago
- This library is a low level parser for the GDSII file format.☆35Jun 25, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆60Aug 7, 2022Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆39Jun 22, 2025Updated 10 months ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- KLayout Main Sources☆1,094Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.☆471Mar 13, 2026Updated last month
- Reads a Cadence techfile into KLayout and produces layer properties from it☆31Oct 22, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- BAG framework☆42Jul 24, 2024Updated last year
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 2 months ago
- This package provides a gnucap based qucsator implementation.☆16Mar 11, 2026Updated last month
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆256Aug 20, 2024Updated last year
- C++ library and command-line utility for reading GDSII geometry files☆55Nov 12, 2020Updated 5 years ago
- Repository containing common Makefiles for setting up conda environments.☆10Feb 10, 2023Updated 3 years ago
- A python library for ngspice☆14Apr 13, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 2 months ago
- KLayout technology files for FreePDK45☆24Jun 12, 2021Updated 4 years ago
- IPKISS is a parametric design framework focused (but not limited) to Photonic circuit design, originally constructed at Ghent University …☆31Feb 3, 2022Updated 4 years ago
- A simple plugin for managing tabs in neovim☆10Apr 27, 2023Updated 3 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 10 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Apr 28, 2026Updated last week
- ☆20Apr 19, 2024Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 5 months ago
- Integrated Circuit Layout☆61Feb 25, 2025Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆92Dec 18, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆24Feb 15, 2024Updated 2 years ago