Alternatives and similar repositories for CUDA-SPICE-Circuit-Sim

Users that are interested in CUDA-SPICE-Circuit-Sim are comparing it to the libraries listed below

• aolofsson / IDEA
  ☆33Updated 5 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆67Updated 8 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆12Updated 5 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆57Updated 3 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆62Updated last year
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆56Updated 3 weeks ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• NVlabs / iccad2020-GPUgatesim
  ☆14Updated 5 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated last week
• ucb-bar / riscv-blas
  Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V
  ☆18Updated 5 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆115Updated this week
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆24Updated 3 months ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 3 years ago
• varunnagpaal / Digital-Hardware-Modelling
  Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
  ☆67Updated 8 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆45Updated last year
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated last year
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆91Updated 9 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• malkadi / FGPU
  FGPU is a soft GPU architecture general purpose computing
  ☆60Updated 4 years ago
• manish-kj / Posit-HDL-Arithmetic
  Universal number Posit HDL Arithmetic Architecture generator
  ☆64Updated 6 years ago
• gvsoc / gvsoc
  ☆32Updated last week
• pkuzjx / eda-collection
  ☆106Updated 5 years ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆125Updated last year
• The-OpenROAD-Project / micro2022tutorial
  Website for the OpenROAD tutorial held at the MICRO 2022 conference
  ☆31Updated 3 years ago
• socrocket / core
  SoCRocket - Core Repository
  ☆38Updated 8 years ago
• dcblack / ModernSystemC
  Example code for Modern SystemC using Modern C++
  ☆67Updated 2 years ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Updated 3 weeks ago