Alternatives and similar repositories for CUDA-SPICE-Circuit-Sim

Users that are interested in CUDA-SPICE-Circuit-Sim are comparing it to the libraries listed below

• aolofsson / IDEA
  ☆33Updated 5 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 5 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆51Updated this week
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆65Updated 7 months ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆60Updated last year
• NVlabs / iccad2020-GPUgatesim
  ☆14Updated 5 years ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated this week
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• The-OpenROAD-Project / micro2022tutorial
  Website for the OpenROAD tutorial held at the MICRO 2022 conference
  ☆31Updated 2 years ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆75Updated 6 years ago
• clin99 / awesome-eda
  ☆93Updated 6 years ago
• manish-kj / Posit-HDL-Arithmetic
  Universal number Posit HDL Arithmetic Architecture generator
  ☆63Updated 6 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 3 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆51Updated 2 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆43Updated last year
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆33Updated this week
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆29Updated last year
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆14Updated 5 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆51Updated 3 years ago
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆90Updated 8 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆113Updated last year
• klasnordmark / openlane-examples
  Examples from the Openlane repository, adapted as Fusesoc cores
  ☆12Updated 4 years ago