risia / CUDA-SPICE-Circuit-SimLinks
☆17Updated 6 years ago
Alternatives and similar repositories for CUDA-SPICE-Circuit-Sim
Users that are interested in CUDA-SPICE-Circuit-Sim are comparing it to the libraries listed below
Sorting:
- ☆33Updated 5 years ago
- ☆44Updated 5 years ago
- Advanced Programming for Computer Design Problems☆18Updated 3 years ago
- ILP SAT Detailed Router☆11Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated this week
- Primitives for GF180MCU provided by GlobalFoundries.☆50Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Hardware Description Library☆80Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- A configurable SRAM generator☆50Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Automatic generation of real number models from analog circuits☆40Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Open Source PHY v2☆28Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- EDA wiki☆54Updated 2 years ago
- ☆13Updated 4 years ago
- The test suite for the Xyce Parallel Electronic Simulator☆4Updated this week
- OpenPiton Design Benchmark☆25Updated 2 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- ☆105Updated 5 years ago
- Annealing-based PCB placement tool☆38Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago