Qucs / ADMS
ADMS is a code generator for the Verilog-AMS language
☆94Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ADMS
- ☆107Updated 3 years ago
- BAG framework☆41Updated 3 months ago
- ☆52Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- ☆107Updated last year
- Converts GDSII files to STL files.☆35Updated 10 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- An innovative Verilog-A compiler☆129Updated 2 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- ☆76Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆109Updated 3 weeks ago
- Verilog-A simulation models☆53Updated 3 weeks ago
- Fork from https://sourceforge.net/projects/gds3d☆67Updated 4 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆47Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated this week
- ☆45Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆192Updated 2 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Hardware Description Library☆69Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated last week
- Learning to do things with the Skywater 130nm process☆71Updated 4 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆21Updated 4 years ago