Qucs / ADMSLinks
ADMS is a code generator for some of Verilog-A
☆101Updated 2 years ago
Alternatives and similar repositories for ADMS
Users that are interested in ADMS are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- ☆55Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated last week
- BAG framework☆41Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆83Updated 8 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆48Updated last week
- Verilog-A simulation models☆79Updated last month
- ☆83Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆26Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated this week
- ☆115Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆71Updated 5 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- An innovative Verilog-A compiler☆164Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 9 months ago
- Circuit Automatic Characterization Engine☆51Updated 7 months ago
- skywater 130nm pdk☆34Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 3 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆72Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆70Updated this week
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆174Updated this week
- Serial communication link bit error rate tester simulator, written in Python.☆113Updated 2 weeks ago
- Hardware Description Library☆82Updated 5 months ago
- Converts GDSII files to STL files.☆37Updated last year