Qucs / ADMSLinks
ADMS is a code generator for some of Verilog-A
☆100Updated 2 years ago
Alternatives and similar repositories for ADMS
Users that are interested in ADMS are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆80Updated 7 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 8 months ago
- ☆55Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆25Updated 4 years ago
- BAG framework☆41Updated last year
- Converts GDSII files to STL files.☆37Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- Coriolis VLSI EDA Tool (LIP6)☆69Updated last week
- ☆112Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- ☆81Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated 3 weeks ago
- Verilog-A simulation models☆78Updated this week
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- An innovative Verilog-A compiler☆163Updated 11 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- ☆42Updated 5 months ago
- ☆172Updated last year
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆229Updated 11 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆67Updated 4 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆111Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆54Updated 3 months ago