Qucs / ADMSLinks
ADMS is a code generator for some of Verilog-A
☆101Updated 2 years ago
Alternatives and similar repositories for ADMS
Users that are interested in ADMS are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆84Updated 9 months ago
- BAG framework☆41Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated 3 weeks ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- Verilog-A simulation models☆82Updated 2 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 10 months ago
- ☆56Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆27Updated 4 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- ☆116Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- ☆84Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated last week
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆220Updated this week
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated last week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆43Updated 7 months ago
- Converts GDSII files to STL files.☆38Updated last year
- skywater 130nm pdk☆36Updated last week
- Skill language interpreter☆68Updated 5 years ago
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆99Updated last year
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆95Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆72Updated 3 weeks ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 months ago