ADMS is a code generator for some of Verilog-A
☆103Nov 28, 2022Updated 3 years ago
Alternatives and similar repositories for ADMS
Users that are interested in ADMS are comparing it to the libraries listed below
Sorting:
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated 3 weeks ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week
- SPICE based IBIS simulation☆16Jan 2, 2025Updated last year
- Verilog-A simulation models☆93Updated this week
- ☆26Dec 4, 2025Updated 2 months ago
- Circuit simulator of the Qucs project☆31Dec 21, 2025Updated 2 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Qucs Project official mirror☆1,273Jan 11, 2026Updated last month
- gnucap mirror (read only)☆31Feb 7, 2026Updated 3 weeks ago
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆225Updated this week
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- XCircuit circuit drawing and schematic capture tool☆140Nov 13, 2025Updated 3 months ago
- ☆214Jun 9, 2024Updated last year
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆791Aug 13, 2024Updated last year
- ☆339Jan 13, 2026Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago