Qucs / ADMSLinks
ADMS is a code generator for some of Verilog-A
☆101Updated 2 years ago
Alternatives and similar repositories for ADMS
Users that are interested in ADMS are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated 10 months ago
- BAG framework☆41Updated last year
- Converts GDSII files to STL files.☆38Updated last year
- ☆56Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated this week
- Verilog-A simulation models☆84Updated 2 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Open-source version of SLiCAP, implemented in python☆36Updated 10 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆221Updated this week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆26Updated 5 years ago
- An innovative Verilog-A compiler☆167Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 7 months ago
- Coriolis VLSI EDA Tool (LIP6)☆72Updated 2 weeks ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last month
- ☆118Updated 2 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆176Updated last month
- ☆84Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- Hardware Description Library☆84Updated 6 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- skywater 130nm pdk☆35Updated 3 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 2 months ago