ra3xdh / qucsator_rf
Qucsator-RF is RF circuit simulation kernel for Qucs-S
☆13Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for qucsator_rf
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆70Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- Free open source EDA tools☆64Updated 5 years ago
- BAG framework☆41Updated 3 months ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆36Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆109Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆72Updated 2 months ago
- Circuit simulator of the Qucs project☆24Updated 7 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- ☆37Updated last month
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆97Updated 3 weeks ago
- ☆52Updated last year
- A framework for FPGA emulation of mixed-signal systems☆34Updated 3 years ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- This repository contain source code for ngspice and ghdl integration☆28Updated last year
- Extensible FPGA control platform☆54Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆16Updated last week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆24Updated last month
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆53Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆54Updated this week
- ADMS is a code generator for the Verilog-AMS language☆94Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆74Updated 9 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆21Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month