USCPOSH / AMPSELinks
This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download IPs generated by AMPSE or parameterized IPs with neural network based parameter-metric regression models. Watch this repository and follow USCPOSH on GitHub for our further updates! USC POSH Group: https://gi…
☆25Updated 2 years ago
Alternatives and similar repositories for AMPSE
Users that are interested in AMPSE are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- ☆33Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆44Updated 5 years ago
- ☆20Updated 3 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆45Updated last year
- LAYout with Gridded Objects☆29Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- BAG framework☆41Updated last year
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- Open source process design kit for 28nm open process☆67Updated last year
- Reinforcement learning assisted analog layout design flow.☆31Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆49Updated last year
- OpenDesign Flow Database☆16Updated 7 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- ☆26Updated 4 years ago
- A configurable SRAM generator☆57Updated 2 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- ☆31Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- ☆31Updated 3 years ago