qgwang-hust / GraSU
A Fast Graph Update Library for FPGA-based Dynamic Graph Processing
☆8Updated 3 years ago
Alternatives and similar repositories for GraSU:
Users that are interested in GraSU are comparing it to the libraries listed below
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆28Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated 5 months ago
- ☆18Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆35Updated 2 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆22Updated last month
- ☆13Updated 5 years ago
- ☆9Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆32Updated 2 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆12Updated last year
- ☆25Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆20Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- ☆10Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- ☆13Updated 3 years ago
- Heterogenous ML accelerator☆17Updated 4 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 4 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago