yangjiekai / backpropagation_NN_FPGA_implementationLinks
This is the final project for the BP NN FPGA implementation
☆11Updated 8 years ago
Alternatives and similar repositories for backpropagation_NN_FPGA_implementation
Users that are interested in backpropagation_NN_FPGA_implementation are comparing it to the libraries listed below
Sorting:
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- ☆37Updated 4 years ago
- some interesting demos for starters☆82Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆172Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- ☆38Updated 6 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆33Updated 8 months ago
- ☆62Updated 2 years ago
- ☆54Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- ☆91Updated 5 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- FPGA☆158Updated last year
- ES-203 Computer Organization & Architecture CNN on FPGA board☆16Updated 3 years ago
- FPGA project☆227Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆76Updated 5 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- ☆246Updated last year
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago