yangjiekai / backpropagation_NN_FPGA_implementationLinks
This is the final project for the BP NN FPGA implementation
☆11Updated 8 years ago
Alternatives and similar repositories for backpropagation_NN_FPGA_implementation
Users that are interested in backpropagation_NN_FPGA_implementation are comparing it to the libraries listed below
Sorting:
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- ☆37Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago
- 网络训练、 图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- FPGA☆160Updated last year
- 一个开源的FPGA神经网络加速器。☆181Updated 2 years ago
- ☆63Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆18Updated last year
- some interesting demos for starters☆85Updated 2 years ago
- 文档编写☆13Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated 2 weeks ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- FPGA project☆230Updated 3 years ago
- ☆18Updated this week
- Zynq/FPGA实现CNN手写数字(0-9)识别☆35Updated 10 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- image processing based FPGA☆116Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆74Updated 7 months ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆160Updated 4 years ago
- ☆94Updated 5 years ago
- ☆149Updated this week
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago