yangjiekai / backpropagation_NN_FPGA_implementation
This is the final project for the BP NN FPGA implementation
☆11Updated 8 years ago
Alternatives and similar repositories for backpropagation_NN_FPGA_implementation:
Users that are interested in backpropagation_NN_FPGA_implementation are comparing it to the libraries listed below
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆10Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆13Updated 8 months ago
- ☆38Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- some interesting demos for starters☆73Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- ☆61Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆17Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- FPGA实现动态图像识别☆19Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆49Updated 2 weeks ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆92Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- ☆15Updated last year