yangjiekai / backpropagation_NN_FPGA_implementation
This is the final project for the BP NN FPGA implementation
☆11Updated 8 years ago
Alternatives and similar repositories for backpropagation_NN_FPGA_implementation:
Users that are interested in backpropagation_NN_FPGA_implementation are comparing it to the libraries listed below
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- fpga跑sobel识别算法☆27Updated 3 years ago
- ☆59Updated 2 years ago
- ☆38Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- upgrade to e203 (a risc-v core)☆39Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆132Updated 2 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆56Updated last year
- AXI总线连接器☆93Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆9Updated 6 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆73Updated last year
- ☆14Updated last year
- some interesting demos for starters☆68Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆39Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆10Updated 2 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆32Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆28Updated last year
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago