yangjiekai / backpropagation_NN_FPGA_implementation
This is the final project for the BP NN FPGA implementation
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for backpropagation_NN_FPGA_implementation
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- ☆34Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆12Updated 10 months ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆9Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- AXI总线连接器☆91Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- ☆19Updated 10 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆122Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- ☆39Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago