nishthaparashar / Floating-Point-ALU-in-VerilogLinks
32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.
☆90Updated 6 years ago
Alternatives and similar repositories for Floating-Point-ALU-in-Verilog
Users that are interested in Floating-Point-ALU-in-Verilog are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- round robin arbiter☆75Updated 11 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 3 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆133Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆60Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- ☆68Updated 9 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago