nishthaparashar / Floating-Point-ALU-in-VerilogLinks
32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.
☆91Updated 6 years ago
Alternatives and similar repositories for Floating-Point-ALU-in-Verilog
Users that are interested in Floating-Point-ALU-in-Verilog are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- round robin arbiter☆75Updated 11 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆36Updated 6 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- AXI总线连接器☆104Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- ☆69Updated 9 years ago
- IC implementation of TPU☆132Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆64Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆73Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago