nishthaparashar / Floating-Point-ALU-in-VerilogLinks
32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.
☆85Updated 6 years ago
Alternatives and similar repositories for Floating-Point-ALU-in-Verilog
Users that are interested in Floating-Point-ALU-in-Verilog are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- ☆64Updated 9 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- ☆33Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- round robin arbiter☆74Updated 10 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago