nishthaparashar / Floating-Point-ALU-in-Verilog
32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.
☆82Updated 5 years ago
Alternatives and similar repositories for Floating-Point-ALU-in-Verilog:
Users that are interested in Floating-Point-ALU-in-Verilog are comparing it to the libraries listed below
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆142Updated this week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆154Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Some useful documents of Synopsys☆70Updated 3 years ago
- IC implementation of Systolic Array for TPU☆224Updated 5 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆148Updated 9 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- IEEE 754 floating point unit in Verilog☆135Updated 8 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆165Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆198Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆40Updated last year
- A Fast, Low-Overhead On-chip Network☆189Updated last week
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- round robin arbiter☆72Updated 10 years ago
- VIP for AXI Protocol☆129Updated 2 years ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago