nishthaparashar / Floating-Point-ALU-in-VerilogLinks
32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.
☆92Updated 6 years ago
Alternatives and similar repositories for Floating-Point-ALU-in-Verilog
Users that are interested in Floating-Point-ALU-in-Verilog are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- round robin arbiter☆75Updated 11 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- IC implementation of TPU☆135Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- ☆69Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- FFT generator using Chisel☆62Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆37Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago