nishthaparashar / Floating-Point-ALU-in-VerilogLinks
32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.
☆85Updated 6 years ago
Alternatives and similar repositories for Floating-Point-ALU-in-Verilog
Users that are interested in Floating-Point-ALU-in-Verilog are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- AXI总线连接器☆99Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- round robin arbiter☆74Updated 10 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- IEEE 754 floating point unit in Verilog☆138Updated 9 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆34Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year