MostafaOkasha / ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL
Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual files. Download the project and run the main project file.
☆10Updated 5 years ago
Alternatives and similar repositories for ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL
Users that are interested in ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL are comparing it to the libraries listed below
Sorting:
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- FIR Filter in Verilog☆13Updated 5 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆23Updated 2 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- FIR filter implementation☆26Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆22Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- System Verilog using Functional Verification☆10Updated last year
- ☆18Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆18Updated 10 months ago
- AXI4-Stream FIR filter IP☆17Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago