ericgineer / CICLinks
A CIC filter implemented in Verilog
☆22Updated 9 years ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- ☆23Updated 2 months ago
- ☆26Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆32Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Audio filtering with pyfda and cocotb☆11Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated 2 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Library of reusable VHDL components☆28Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago