ericgineer / CICLinks
A CIC filter implemented in Verilog
☆23Updated 10 years ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Verilog Repository for GIT☆33Updated 4 years ago
- Audio filtering with pyfda and cocotb☆12Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- ☆30Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- ☆26Updated 6 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago