ericgineer / CIC
A CIC filter implemented in Verilog
☆22Updated 9 years ago
Alternatives and similar repositories for CIC:
Users that are interested in CIC are comparing it to the libraries listed below
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year
- ☆21Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- USB Full Speed PHY☆44Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- UART models for cocotb☆28Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- ☆21Updated 3 weeks ago
- Verilog Repository for GIT☆32Updated 4 years ago
- A compact, configurable RISC-V core☆11Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆33Updated 2 years ago
- ☆25Updated 3 years ago
- ☆30Updated 4 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆26Updated 10 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago