ericgineer / CICLinks
A CIC filter implemented in Verilog
☆22Updated 9 years ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Audio filtering with pyfda and cocotb☆12Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 5 months ago
- ☆30Updated 8 years ago
- ☆22Updated 2 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Updated 7 years ago