guoheng / bfloat16
Convert single precision float to bfloat16 (Brain Floating Point) floating-point format
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for bfloat16
- ☆30Updated 3 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆81Updated last year
- Lightweight C implementation of CNNs for Embedded Systems☆54Updated last year
- Machine learning inference library for ARC EM and HS Processors☆25Updated last year
- ☆58Updated 2 years ago
- Caffe to VHDL☆66Updated 4 years ago
- ☆83Updated 5 months ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆79Updated 8 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆40Updated 4 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆17Updated 4 years ago
- ☆37Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆64Updated this week
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 3 weeks ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- ☆77Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- ☆69Updated 4 years ago
- The official, proof-of-concept C++ implementation of PocketNN.☆31Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Implementation of "NITI: Training Integer Neural Networks Using Integer-only Arithmetic" on arxiv☆77Updated 2 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆68Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆79Updated 3 months ago