Giftwen / DC_scriptLinks
syn script for DC Compiler
☆13Updated 3 years ago
Alternatives and similar repositories for DC_script
Users that are interested in DC_script are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- ☆42Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- ☆17Updated last year
- IC implementation of Systolic Array for TPU☆278Updated 11 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆161Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- ☆117Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago