ahirsharan / 32-Bit-Floating-Point-AdderLinks
Verilog Implementation of 32-bit Floating Point Adder
☆40Updated 5 years ago
Alternatives and similar repositories for 32-Bit-Floating-Point-Adder
Users that are interested in 32-Bit-Floating-Point-Adder are comparing it to the libraries listed below
Sorting:
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆34Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- ☆65Updated 6 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆75Updated 10 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- General Purpose AXI Direct Memory Access☆51Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- ☆42Updated 9 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year