ahirsharan / 32-Bit-Floating-Point-Adder
Verilog Implementation of 32-bit Floating Point Adder
☆33Updated 4 years ago
Related projects: ⓘ
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆21Updated 3 years ago
- ☆24Updated 5 years ago
- Verilog implementation of Softmax function☆45Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- eyeriss-chisel3☆35Updated 2 years ago
- A verilog implementation for Network-on-Chip☆60Updated 6 years ago
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆79Updated 3 years ago
- ☆58Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆65Updated 5 years ago
- ☆63Updated 9 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆29Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆12Updated 5 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆19Updated 3 weeks ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆28Updated 4 years ago
- Library of approximate arithmetic circuits☆46Updated 2 years ago
- ☆83Updated 4 years ago
- IC implementation of Systolic Array for TPU☆137Updated 6 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- ☆65Updated last year
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- 3×3脉动阵列乘法器☆33Updated 5 years ago
- IC implementation of TPU☆84Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago