Verilog Implementation of 32-bit Floating Point Adder
☆48May 4, 2020Updated 6 years ago
Alternatives and similar repositories for 32-Bit-Floating-Point-Adder
Users that are interested in 32-Bit-Floating-Point-Adder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆84Aug 3, 2023Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 7 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Feb 23, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32May 20, 2020Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆29Mar 13, 2025Updated last year
- AES☆15Oct 4, 2022Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆734Mar 13, 2023Updated 3 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆26Sep 6, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆74Aug 13, 2024Updated last year
- To design test bench of the APB protocol☆20Dec 30, 2020Updated 5 years ago
- ☆37May 29, 2021Updated 4 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 11 months ago
- A fully functional Convolutional VAE implemented in pure C from scratch.☆23Jan 19, 2026Updated 3 months ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- Light-weight, Scalable and Fast Quantum Simulator☆11Sep 15, 2025Updated 7 months ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆20Nov 8, 2017Updated 8 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A CIC filter implemented in Verilog☆24Sep 7, 2015Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Apr 28, 2026Updated last week
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 6 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 5 months ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- ☆12Jan 12, 2019Updated 7 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- % Phased Array Antenna, Radiation Pattern and Array Configuration % Phased array consisting of N lined up individual isotropic antennas …☆14Oct 28, 2017Updated 8 years ago
- The repository is created to support a Capstone project on the topic of "Study and Implementation of Sound Source Localization Techniques…☆13Apr 27, 2021Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago