Verilog Implementation of 32-bit Floating Point Adder
☆46May 4, 2020Updated 5 years ago
Alternatives and similar repositories for 32-Bit-Floating-Point-Adder
Users that are interested in 32-Bit-Floating-Point-Adder are comparing it to the libraries listed below
Sorting:
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆17Aug 27, 2020Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Aug 3, 2023Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 6 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆30Feb 23, 2024Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆68Aug 13, 2024Updated last year
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- C++ Header-Only Library for High-Performance Tensor-Vector Multiplication☆23Nov 2, 2025Updated 4 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 3 months ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆16Sep 6, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago