riscv / riscv-memory-taggingLinks
Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
☆19Updated 3 weeks ago
Alternatives and similar repositories for riscv-memory-tagging
Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below
Sorting:
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- Tests for verifying compliance of RMM implementations☆18Updated 2 weeks ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated last month
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- ☆32Updated 2 years ago
- HW interface for memory caches☆28Updated 5 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆13Updated 8 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆16Updated 8 months ago
- ☆91Updated last year
- RISC-V Security Model☆30Updated last week
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 3 years ago
- ☆15Updated 4 months ago
- ☆85Updated 2 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆90Updated 2 weeks ago
- ☆13Updated 4 years ago
- ☆45Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆58Updated 2 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 7 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆24Updated last month
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year