Alternatives and similar repositories for riscv-memory-tagging

Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below

• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated last month
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 4 months ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆45Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆45Updated 6 months ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆73Updated 7 months ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated 11 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• flowyroll / uarchsec
  ☆46Updated 6 years ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆26Updated 5 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• compsec-snu / difuzz-rtl
  ☆97Updated last year
• Compass-All / CCS22-StrongBox
  ☆34Updated 2 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆28Updated 3 months ago
• jasonyu1996 / elasticlave
  ☆26Updated 7 months ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆37Updated 3 years ago
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆19Updated last month
• yonsei-sslab / asgard
  The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…
  ☆13Updated last week
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 10 months ago
• HexHive / ShadowStack
  LLVM Implementation of different ShadowStack schemes for x86_64
  ☆38Updated 5 years ago
• securesystemslab / PKRU-Safe
  ☆19Updated 3 years ago
• passlab / DCFG
  Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization
  ☆20Updated 8 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆60Updated 4 months ago
• zhangxin00 / segscope
  Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)
  ☆19Updated 10 months ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 9 months ago