riscv / riscv-memory-tagging
Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
☆13Updated last week
Alternatives and similar repositories for riscv-memory-tagging:
Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 8 months ago
- CHERI ISA Specification☆24Updated 8 months ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆59Updated 7 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated 11 months ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆14Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 3 months ago
- ☆16Updated 3 months ago
- ☆16Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆20Updated last month
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- Tests for verifying compliance of RMM implementations☆18Updated 3 weeks ago
- ☆14Updated last week
- A tool for detecting Spectre vulnerabilities through fuzzing☆37Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- ☆13Updated 3 years ago
- QARMA block cipher in C☆27Updated 2 years ago
- ☆15Updated 3 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- The MIT Sanctum processor top-level project☆28Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated last week
- ☆22Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated last month
- Code repository for Coppelia tool☆22Updated 4 years ago