riscv / riscv-memory-taggingLinks
Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
☆25Updated 3 weeks ago
Alternatives and similar repositories for riscv-memory-tagging
Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below
Sorting:
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- HW interface for memory caches☆28Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 5 months ago
- ☆16Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 5 months ago
- Tests for verifying compliance of RMM implementations☆21Updated 2 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 3 weeks ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆14Updated last month
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆25Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆46Updated 7 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Updated 3 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 11 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- ☆16Updated 8 months ago
- RISC-V Security Model☆33Updated this week
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆19Updated 11 months ago
- ☆100Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- ☆34Updated 3 years ago
- ☆47Updated 6 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆93Updated this week
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)