riscv / riscv-memory-tagging
Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
☆14Updated last month
Alternatives and similar repositories for riscv-memory-tagging:
Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 9 months ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆15Updated last year
- CHERI ISA Specification☆24Updated 9 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆26Updated last year
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- QARMA block cipher in C☆27Updated 2 years ago
- ☆16Updated 4 months ago
- ☆16Updated 2 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆20Updated 7 years ago
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆12Updated 3 weeks ago
- Tools created for the DARPA Cyber Grand Challenge that visualize software execution based on traces generated by the CGC Monitor and a Un…☆14Updated 6 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 8 months ago
- HW interface for memory caches☆26Updated 5 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated 2 months ago
- ☆14Updated last month
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆39Updated 3 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆16Updated 6 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆16Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- ☆24Updated 2 years ago