riscv / riscv-memory-taggingLinks
Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
☆22Updated this week
Alternatives and similar repositories for riscv-memory-tagging
Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below
Sorting:
- Security Test Benchmark for Computer Architectures☆21Updated last month
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- ☆16Updated 11 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- ☆87Updated 2 years ago
- ☆46Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆97Updated last year
- ☆34Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆28Updated 3 months ago
- ☆26Updated 7 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- Tests for verifying compliance of RMM implementations☆19Updated last month
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆13Updated last week
- Group administration repository for Tech: IOPMP Task Group☆13Updated 10 months ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆38Updated 5 years ago
- ☆19Updated 3 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆20Updated 8 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆19Updated 10 months ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year
- RISC-V Security HC admin repo☆18Updated 9 months ago