riscv / riscv-memory-taggingLinks
Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
☆17Updated this week
Alternatives and similar repositories for riscv-memory-tagging
Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- CHERI ISA Specification☆24Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆41Updated 3 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated last year
- ☆15Updated 3 months ago
- ☆17Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 7 months ago
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆15Updated 3 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated 2 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 11 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Trusted Gateway: hardened router architecture with ARM TrustZone protected firewall, routing, and NIC modules.☆14Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated last month
- ☆12Updated 3 years ago
- ☆9Updated 3 years ago
- ☆16Updated 7 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆21Updated 8 years ago
- ☆18Updated 2 years ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆14Updated 2 years ago
- kMVX: Detecting Kernel Information Leaks with Multi-variant Execution☆22Updated 5 years ago
- ☆45Updated 6 years ago
- ☆12Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆54Updated 3 months ago