Alternatives and similar repositories for riscv-memory-tagging

Users that are interested in riscv-memory-tagging are comparing it to the libraries listed below

• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 6 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆22Updated 2 years ago
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆18Updated 2 weeks ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 5 months ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆25Updated last month
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆26Updated 5 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆26Updated 2 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• compsec-snu / difuzz-rtl
  ☆93Updated last year
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆36Updated 2 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated 8 months ago
• miaochenlu / arch_sec_papers
  ☆15Updated 5 months ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• sslab-gatech / SNAP
  ☆14Updated 3 years ago
• Compass-All / CCS22-StrongBox
  ☆33Updated 2 years ago
• securesystemslab / PKRU-Safe
  ☆19Updated 3 years ago
• mars-research / lvd-bflank
  ☆12Updated 3 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated last year
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆43Updated 4 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆31Updated last month
• vul337 / cfi-eval
  ☆22Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆59Updated 2 months ago
• HexHive / ShadowStack
  LLVM Implementation of different ShadowStack schemes for x86_64
  ☆38Updated 5 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last month