Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
☆27Dec 9, 2018Updated 7 years ago
Alternatives and similar repositories for mida
Users that are interested in mida are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ☆53Apr 8, 2024Updated last year
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 8 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆83Jan 25, 2026Updated last month
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 4 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- ☆13Nov 3, 2023Updated 2 years ago
- Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network☆18Oct 28, 2019Updated 6 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 2 months ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- Python API for getting prices from the Steam market.☆13Dec 6, 2024Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- Optimized Circuit Generation for Secure Multiparty Computation☆12Nov 25, 2019Updated 6 years ago
- Desktop gadget for Windows showing calendar with events from iCalendar feeds☆17Apr 7, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- Codebase for the Progressive Mixed-Precision Decoding paper.☆19Jul 15, 2025Updated 8 months ago