Alternatives and similar repositories for mida:

Users that are interested in mida are comparing it to the libraries listed below

• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆51Updated last year
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆36Updated 5 years ago
• aebeljs / VeRLPy
  VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…
  ☆25Updated 2 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 4 months ago
• EDAAC / EDAAC
  EDA Analytics Central
  ☆15Updated 2 years ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆111Updated last year
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• clin99 / awesome-eda
  ☆92Updated 5 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆74Updated 10 months ago
• trimcao / lef-parser
  Parser for LEF library files
  ☆33Updated 4 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 4 years ago
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 7 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 8 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆17Updated 4 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆29Updated 7 months ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆27Updated 5 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• andrsmllr / magic_vlsi_examples
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆29Updated 4 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• aolofsson / IDEA
  ☆34Updated 5 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆55Updated 2 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆27Updated 11 months ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• NVlabs / CircuitOps
  ☆76Updated 2 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆34Updated 5 years ago
• ABKGroup / PROBE3.0
  ☆43Updated 11 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated last year
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago