srohit0 / mida
Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
☆26Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for mida
- Simulated Annealing to minimize the wirelength☆8Updated 7 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆24Updated 2 years ago
- ☆72Updated last month
- Datasets for EDA LLM research☆18Updated 5 months ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- ☆28Updated 2 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- ☆20Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆11Updated 10 years ago
- Open Source Detailed Placement engine☆34Updated 4 years ago
- Open Source PHY v2☆25Updated 6 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- Routing Visualization for Physical Design☆18Updated 5 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated last year
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆47Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 3 years ago
- ☆90Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆103Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆83Updated 4 years ago
- ☆29Updated last year
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆27Updated 3 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago