Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
☆27Dec 9, 2018Updated 7 years ago
Alternatives and similar repositories for mida
Users that are interested in mida are comparing it to the libraries listed below
Sorting:
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 8 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- Find a part on Digi-Key and import parameters into local database☆16Mar 12, 2022Updated 3 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆73Jan 6, 2023Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- ☆51Apr 8, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network☆18Oct 28, 2019Updated 6 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- State-of-the-art in reversible logic synthesis☆24Jul 16, 2016Updated 9 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- Open Source Social Projects from AITS associates with 💝☆31Mar 20, 2021Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆38May 17, 2024Updated last year
- ☆27Nov 11, 2021Updated 4 years ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week