curry0622 / VLSI-Physical-Design-AutomationLinks
NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
☆17Updated 2 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
Sorting:
- NTHU CS6135 VLSI實體設計自動化☆10Updated 3 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆40Updated 2 weeks ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- Power and Timing Optimization Using MBFF☆19Updated 3 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆10Updated 3 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆99Updated 5 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- ☆12Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆136Updated last year
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆187Updated 2 years ago
- ☆14Updated 4 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 10 months ago
- 交通大學iclab 2023 fall☆42Updated 11 months ago
- ☆41Updated 2 years ago
- IC-contest 2012~2024☆20Updated last year
- IC Contest☆41Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- ☆46Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆10Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Combinational ATPG generator based on D-Algorithm☆16Updated 4 years ago
- ☆11Updated last year