curry0622 / VLSI-Physical-Design-Automation
NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
☆12Updated 2 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation:
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
- NTHU CS6135 VLSI實體設計自動化☆10Updated 3 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated this week
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- Power and Timing Optimization Using MBFF☆13Updated 3 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆12Updated 8 years ago
- ☆44Updated last year
- ☆10Updated 8 months ago
- iccad contest 2022 problem B☆13Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆20Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- ☆38Updated 2 years ago
- ICCAD-2021-B☆12Updated 3 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 7 months ago
- The first version of TritonPart☆24Updated last year
- ☆29Updated 4 years ago
- ☆24Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- ☆15Updated 6 months ago
- ☆27Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆86Updated last year
- ☆13Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago