curry0622 / VLSI-Physical-Design-AutomationView external linksLinks
NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
☆18Jan 20, 2023Updated 3 years ago
Alternatives and similar repositories for VLSI-Physical-Design-Automation
Users that are interested in VLSI-Physical-Design-Automation are comparing it to the libraries listed below
Sorting:
- NTHU CS6135 VLSI實體設計自動化☆12Mar 12, 2022Updated 3 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 5 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- NTHU CS5422 Parallel Programming Course Projects (include Odd-Even Sort, Mandelbrot Set, All-Pairs Shortest Path, Blocked All-Pairs Short…☆13Sep 7, 2025Updated 5 months ago
- NTHU CS5656 Deep Learning Course Projects☆22Sep 7, 2025Updated 5 months ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆13Nov 16, 2023Updated 2 years ago
- Assignments of NTHU Course: Parallel Programming☆11Jan 14, 2019Updated 7 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- ☆10Mar 2, 2024Updated last year
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- NTHU EE6550 Machine Learning Course Projects (include Maximum A Posteriori Estimation, Linear Regression, Neural Network Image Classifica…☆10Sep 7, 2025Updated 5 months ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆10Jan 18, 2024Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Parallel k-core Decomposition on Multicore Platforms☆11Oct 12, 2020Updated 5 years ago
- Color C lib for printf☆10May 17, 2015Updated 10 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- ☆13Jul 19, 2024Updated last year
- Analog and mixed-signal automatic placer☆12Feb 14, 2023Updated 3 years ago
- Parallel implementation of the Advanced Encryption Standard.☆10Nov 13, 2018Updated 7 years ago
- 藍芽BLE之Android範例☆13Jul 2, 2021Updated 4 years ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 3 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- C++ implement a simple CNN framework to train mnist data. Done!☆10Mar 29, 2022Updated 3 years ago
- 一步步实现c++中的智能指针☆11Jun 6, 2021Updated 4 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- ☆17Nov 18, 2025Updated 2 months ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- Leetcode solutions☆14Updated this week
- ☆50Jan 3, 2024Updated 2 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago