Alternatives and similar repositories for UHDM

Users that are interested in UHDM are comparing it to the libraries listed below

• Kuree / pysv
  Running Python code in SystemVerilog
  ☆71Updated 8 months ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆26Updated 5 months ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆47Updated 2 weeks ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆51Updated last week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆74Updated last year
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆41Updated 2 months ago
• amiq-consulting / amiq_blog
  Code snippets from articles published on www.amiq.com/consulting/blog
  ☆37Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆31Updated 9 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆63Updated 4 years ago
• jmcneal / config_policy_pattern
  Support code for DVCon 2021 paper submission
  ☆12Updated 4 years ago
• taichi-ishitani / tue
  Useful UVM extensions
  ☆27Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆61Updated 3 weeks ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆36Updated last month
• chipsalliance / uvm-verilator
  ☆114Updated 3 months ago
• SystemRDL / PeakRDL-ipxact
  Import and export IP-XACT XML register models
  ☆37Updated 3 months ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆43Updated last month
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆41Updated 6 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆74Updated last month
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆36Updated 3 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆99Updated 7 months ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆137Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆246Updated 5 months ago
• pieter3d / simview
  ☆91Updated 3 months ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated last year
• mciepluc / apbi2c_cocotb_example
  An example Python-based MDV testbench for apbi2c core
  ☆30Updated last year
• prasadp4009 / tbengy
  Python Tool for UVM Testbench Generation
  ☆55Updated last year