alainmarcel / UHDM
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆17Updated 3 months ago
Alternatives and similar repositories for UHDM:
Users that are interested in UHDM are comparing it to the libraries listed below
- ☆31Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated last month
- SystemVerilog frontend for Yosys☆68Updated last week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆49Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- YosysHQ SVA AXI Properties☆37Updated last year
- Python interface for cross-calling with HDL☆29Updated this week
- Running Python code in SystemVerilog☆66Updated 5 months ago
- An automatic clock gating utility☆43Updated 6 months ago
- A SystemVerilog source file pickler.☆53Updated 2 months ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- Qrouter detail router for digital ASIC designs☆55Updated 3 months ago
- Useful UVM extensions☆21Updated 6 months ago
- ☆17Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆42Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆56Updated 3 years ago
- A command-line tool for displaying vcd waveforms.☆50Updated 10 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆55Updated 3 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆55Updated this week
- Python Tool for UVM Testbench Generation☆50Updated 7 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 4 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 8 months ago
- ideas and eda software for vlsi design☆48Updated 2 weeks ago
- AMC: Asynchronous Memory Compiler☆47Updated 4 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆24Updated 7 months ago
- IP-XACT XML binding library☆14Updated 8 years ago