alainmarcel / UHDMLinks
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆17Updated last month
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- ☆31Updated last year
- Useful UVM extensions☆22Updated 10 months ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- ☆22Updated this week
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Running Python code in SystemVerilog☆69Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 8 months ago
- An automatic clock gating utility☆48Updated last month
- Python interface for cross-calling with HDL☆32Updated 2 weeks ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- A command-line tool for displaying vcd waveforms.☆58Updated last year
- A CSV file parser, written in SystemVerilog☆26Updated 8 years ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Doxygen with verilog support☆37Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated last week
- Announcements related to Verilator☆39Updated 5 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆37Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year