lizhirui / AXI-SDCard-High-Speed-ControllerLinks
A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
☆123Updated 3 years ago
Alternatives and similar repositories for AXI-SDCard-High-Speed-Controller
Users that are interested in AXI-SDCard-High-Speed-Controller are comparing it to the libraries listed below
Sorting:
- ☆64Updated 3 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆140Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- 国产VU13P加速卡资料☆77Updated 6 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆209Updated 2 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆116Updated 2 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆109Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌 入式系统提供廉价、大容量的存储。☆191Updated 2 years ago
- AXI总线连接器☆104Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- ☆69Updated 9 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆87Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year