lizhirui / AXI-SDCard-High-Speed-Controller
A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
☆116Updated 2 years ago
Alternatives and similar repositories for AXI-SDCard-High-Speed-Controller:
Users that are interested in AXI-SDCard-High-Speed-Controller are comparing it to the libraries listed below
- ☆64Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆133Updated 10 months ago
- AXI协议规范中文翻译版☆146Updated 2 years ago
- SDRAM controller with AXI4 interface☆91Updated 5 years ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆118Updated last year
- AXI总线连接器☆97Updated 5 years ago
- 国产VU13P加速卡资料☆70Updated last month
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆174Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆143Updated 2 weeks ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆97Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆171Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆123Updated last year
- OpenXuantie - OpenE902 Core☆143Updated 9 months ago
- ☆36Updated 9 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆188Updated last year
- AHB3-Lite Interconnect☆88Updated 11 months ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago