lizhirui / AXI-SDCard-High-Speed-Controller
A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
☆114Updated 2 years ago
Alternatives and similar repositories for AXI-SDCard-High-Speed-Controller:
Users that are interested in AXI-SDCard-High-Speed-Controller are comparing it to the libraries listed below
- ☆64Updated 2 years ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆121Updated last year
- AXI总线连接器☆96Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆114Updated last year
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆194Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆96Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆175Updated last year
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆91Updated 7 months ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month
- 国产VU13P加速卡资料☆66Updated last week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆57Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆168Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- ☆36Updated 9 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- OpenXuantie - OpenE902 Core☆142Updated 9 months ago
- Vivado诸多IP,包括图像处理等☆200Updated 8 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 5 years ago