Alternatives and similar repositories for AXI-SDCard-High-Speed-Controller

Users that are interested in AXI-SDCard-High-Speed-Controller are comparing it to the libraries listed below

• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• lizhirui / DreamCore

  View on GitHub
  ☆64Sep 23, 2022Updated 3 years ago
• lizhirui / AXI_spec_chinese

  View on GitHub
  AXI协议规范中文翻译版
  ☆171Jul 5, 2022Updated 3 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated last year
• WangXuan95 / FPGA-SDcard-Reader

  View on GitHub
  An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。
  ☆330Sep 14, 2023Updated 2 years ago
• efeslab / moesi-prime

  View on GitHub
  ☆15Dec 15, 2022Updated 3 years ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆16Nov 10, 2022Updated 3 years ago
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• Jeremy2001-chen / OS-RISCV

  View on GitHub
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Aug 20, 2022Updated 3 years ago
• OS-F-4 / usr-intr

  View on GitHub
  项目的主仓库
  ☆26Sep 11, 2022Updated 3 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• FlyGoat / cpu_gs132

  View on GitHub
  Verilog code of Loongson's GS132 core
  ☆12Dec 19, 2019Updated 6 years ago
• kuczmmar / Runahead

  View on GitHub
  Running ahead of memory latency - Part II project
  ☆10Jan 7, 2023Updated 3 years ago
• rcore-os / rcore-user

  View on GitHub
  User programs for rCore OS
  ☆19Jun 7, 2022Updated 3 years ago
• maswx / vu13p

  View on GitHub
  国产VU13P加速卡资料
  ☆83Mar 17, 2025Updated 10 months ago
• Nitcloud / Image_sim

  View on GitHub
  基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
  ☆51Apr 23, 2020Updated 5 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆42Jun 5, 2021Updated 4 years ago
• aaronshappell / tage-predictor

  View on GitHub
  SystemVerilog implemention of the TAGE branch predictor
  ☆13May 26, 2021Updated 4 years ago
• OpenXiangShan / Utility

  View on GitHub
  ☆15Feb 5, 2026Updated last week
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• ZipCPU / sdspi

  View on GitHub
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆354Oct 18, 2025Updated 3 months ago
• cyyself / cemu

  View on GitHub
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Oct 31, 2024Updated last year
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• rustsbi / sbi-rt

  View on GitHub
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Jan 10, 2024Updated 2 years ago
• pleasewhy / startos

  View on GitHub
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆10Jul 22, 2021Updated 4 years ago
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• jiegec / HT42B534USB2UART

  View on GitHub
  A simple USB to UART board designed with KiCad.
  ☆14May 4, 2023Updated 2 years ago
• twd2 / roload

  View on GitHub
  My DAC '21 work open-sourced.
  ☆14Feb 25, 2021Updated 4 years ago
• chipsalliance / rocket-chip-fpga-shells

  View on GitHub
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆20Nov 27, 2024Updated last year
• plctlab / riscv-cluster

  View on GitHub
  Towards a million-node RISC-V cluster.
  ☆14Mar 6, 2025Updated 11 months ago
• Gallium70 / rv-n-ext-impl

  View on GitHub
  ☆12Apr 19, 2023Updated 2 years ago
• oscimp / fpga_ip

  View on GitHub
  OscillatorIMP ecosystem FPGA IP sources
  ☆27Dec 3, 2025Updated 2 months ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆18May 21, 2014Updated 11 years ago
• jiegec / SPECCPU2017Harmony

  View on GitHub
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆32Jun 18, 2025Updated 7 months ago
• IPADS-DuVisor / kvm-tutorial

  View on GitHub
  ☆23Jun 14, 2023Updated 2 years ago
• ultraembedded / core_dvi_framebuffer

  View on GitHub
  Minimal DVI / HDMI Framebuffer
  ☆84Aug 9, 2020Updated 5 years ago
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆48Oct 24, 2021Updated 4 years ago