lizhirui / AXI-SDCard-High-Speed-Controller
A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
☆113Updated 2 years ago
Alternatives and similar repositories for AXI-SDCard-High-Speed-Controller:
Users that are interested in AXI-SDCard-High-Speed-Controller are comparing it to the libraries listed below
- ☆63Updated 2 years ago
- AXI协议规范中文翻译版☆138Updated 2 years ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆131Updated 2 months ago
- AXI总线连接器☆94Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆109Updated last year
- Cortex M0 based SoC☆72Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆102Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆166Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago
- AHB3-Lite Interconnect☆83Updated 9 months ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆186Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆97Updated 5 months ago
- ☆35Updated 9 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆163Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆119Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆140Updated last year
- ☆79Updated last week
- ☆114Updated last week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆56Updated 3 years ago
- DDR2 memory controller written in Verilog☆73Updated 12 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago