Alternatives and similar repositories for Digital-IDE

Users that are interested in Digital-IDE are comparing it to the libraries listed below

• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆386Updated 2 years ago
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline
  5 stage pipeline, single cycle risc-V implementation
  ☆23Updated last year
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆115Updated 3 weeks ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆747Updated last year
• OSCPU / ysyx-workbench
  ☆156Updated this week
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆687Updated 2 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆290Updated 2 weeks ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,598Updated last month
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆417Updated 2 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,839Updated last month
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆81Updated 8 months ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆644Updated 2 years ago
• sin-x / FPGA
  数字IC相关资料
  ☆1,263Updated 2 months ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆228Updated last year
• 1391074994 / Verilog-Hdl-Format
  Verilog Hdl Format
  ☆26Updated 2 months ago
• redlightASl / Notes
  ☆83Updated 2 months ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆71Updated 5 months ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆160Updated 8 months ago
• xupsh / Digital-Design-Lab
  ☆222Updated 4 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆362Updated 2 years ago
• tyxiumud / gvim_for_verilog
  this repository is vim cfg for verilog.
  ☆50Updated last year
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆271Updated last year
• RongyeL / EasyAXI
  ☆66Updated last week
• AEEE-SummerSchool / FPGA_Camp24
  ☆38Updated last year
• ISRC-CAS / riscv-isa-manual-cn
  ☆189Updated last year
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆163Updated 3 years ago
• Verdvana / Oscilloscope
  基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。
  ☆24Updated 6 years ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆61Updated last year
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆251Updated 2 years ago
• flytt-away / FPGA-Video-Capture
  2023集创赛紫光同创杯一等奖项目
  ☆126Updated last year