All in one vscode plugin for HDL development
☆1,041May 26, 2025Updated 9 months ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below
Sorting:
- 在vscode上的数字设计开发插件☆393Jan 27, 2023Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- NJU Virtual Board☆300Sep 5, 2025Updated 6 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,273May 15, 2022Updated 3 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆21May 26, 2025Updated 9 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- A fork of Xiangshan for AI☆36Updated this week
- ☆67Feb 26, 2026Updated last week
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,885Updated this week
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- 数字IC相关资料☆1,388Jul 1, 2025Updated 8 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆603Sep 15, 2023Updated 2 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆515Jul 17, 2025Updated 7 months ago
- ☆29Jun 19, 2025Updated 8 months ago
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- An exquisite superscalar RV32GC processor.☆166Feb 23, 2026Updated last week
- A very simple and easy to understand RISC-V core.☆1,396Nov 9, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year