All in one vscode plugin for HDL development
☆1,166Mar 5, 2026Updated 6 months ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 在vscode上的数字设计开发插件☆399Jan 27, 2023Updated 3 years ago
- NJU Virtual Board☆333Aug 20, 2026Updated 2 weeks ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 9 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆671Aug 13, 2024Updated 2 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- A fork of Xiangshan for AI☆57Updated this week
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 5 months ago
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- The Ultra-Low Power RISC-V Core☆1,909Aug 6, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,688May 15, 2022Updated 4 years ago
- ☆80Updated this week
- Open-source high-performance RISC-V processor☆7,238Updated this week
- ☆21May 26, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,683Aug 27, 2026Updated last week
- An open-source EDA infrastructure and tools from netlist to GDS☆543Jul 9, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Scala based HDL☆2,034Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- An RTL-to-Chip Silicon Design Solution.☆64Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MCP server to read waveform files☆48Aug 1, 2026Updated last month
- Vivado诸多IP，包括图像处理等☆233Jul 28, 2024Updated 2 years ago
- ☆25Jul 16, 2026Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆923Aug 28, 2026Updated last week
- A Modern SystemVerilog Coding IDE.☆144Updated this week
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 6 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆43Jul 28, 2024Updated 2 years ago
- 数字IC相关资料☆1,597Jul 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated last month
- ☆30Jun 19, 2025Updated last year
- Embedded Development Framework for ECOS SoC Chip.☆18Updated this week
- A very simple and easy to understand RISC-V core.☆1,514Nov 9, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,931Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week