All in one vscode plugin for HDL development
☆1,126Mar 5, 2026Updated 4 months ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 在vscode上的数字设计开发插件☆396Jan 27, 2023Updated 3 years ago
- NJU Virtual Board☆318Mar 24, 2026Updated 3 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 6 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆659Aug 13, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆12Aug 24, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Must-have verilog systemverilog modules☆1,989Mar 12, 2026Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 11 months ago
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,537May 15, 2022Updated 4 years ago
- ☆21May 26, 2025Updated last year
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 5 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source EDA infrastructure and tools from netlist to GDS☆523Mar 11, 2026Updated 3 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,106Jun 29, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- A fork of Xiangshan for AI☆53Jun 29, 2026Updated last week
- ☆75Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆825Jun 12, 2026Updated 3 weeks ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆563Jul 17, 2025Updated 11 months ago
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- ☆30Jun 19, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- A very simple and easy to understand RISC-V core.☆1,489Nov 9, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 数字IC相关资料☆1,497Jul 1, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated 2 weeks ago
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆43Jul 28, 2024Updated last year
- automatic-verilog based on vimscript☆290Oct 24, 2023Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆610Sep 15, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year