All in one vscode plugin for HDL development
☆1,076Mar 5, 2026Updated last month
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 在vscode上的数字设计开发插件☆395Jan 27, 2023Updated 3 years ago
- NJU Virtual Board☆308Mar 24, 2026Updated 3 weeks ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 4 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆632Aug 13, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Must-have verilog systemverilog modules☆1,948Mar 12, 2026Updated last month
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,806Aug 6, 2025Updated 8 months ago
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,367May 15, 2022Updated 3 years ago
- ☆21May 26, 2025Updated 10 months ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 2 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆500Mar 11, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,970Updated this week
- A fork of Xiangshan for AI☆40Apr 8, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆205Oct 14, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- Scala based HDL☆1,966Apr 2, 2026Updated 2 weeks ago
- ☆68Apr 1, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆704Apr 7, 2026Updated last week
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆540Jul 17, 2025Updated 8 months ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- ☆29Jun 19, 2025Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- A very simple and easy to understand RISC-V core.☆1,454Nov 9, 2023Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆706Dec 14, 2025Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 数字IC相关资料☆1,431Jul 1, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆42Jul 28, 2024Updated last year
- automatic-verilog based on vimscript☆284Oct 24, 2023Updated 2 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆607Sep 15, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆605Aug 9, 2024Updated last year
- ☆71Feb 2, 2026Updated 2 months ago