All in one vscode plugin for HDL development
☆1,153Mar 5, 2026Updated 5 months ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 在vscode上的数字设计开发插件☆398Jan 27, 2023Updated 3 years ago
- NJU Virtual Board☆327Mar 24, 2026Updated 4 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 8 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆665Aug 13, 2024Updated 2 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- A fork of Xiangshan for AI☆56Updated this week
- Must-have verilog systemverilog modules☆2,009Mar 12, 2026Updated 5 months ago
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- The Ultra-Low Power RISC-V Core☆1,899Aug 6, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,632May 15, 2022Updated 4 years ago
- ☆80Updated this week
- Open-source high-performance RISC-V processor☆7,199Updated this week
- ☆21May 26, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated 2 weeks ago
- An open-source EDA infrastructure and tools from netlist to GDS☆539Jul 9, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Scala based HDL☆2,028Aug 12, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- An RTL-to-Chip Silicon Design Solution.☆60Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- MCP server to read waveform files☆46Aug 1, 2026Updated 2 weeks ago
- Vivado诸多IP，包括图像处理等☆233Jul 28, 2024Updated 2 years ago
- ☆22Jul 16, 2026Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆892Aug 12, 2026Updated last week
- A Modern SystemVerilog Coding IDE.☆137Updated this week
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Embedded Development Framework for ECOS SoC Chip.☆17Updated this week
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆43Jul 28, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 数字IC相关资料☆1,568Jul 1, 2025Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆737Aug 7, 2026Updated last week
- ☆30Jun 19, 2025Updated last year
- A very simple and easy to understand RISC-V core.☆1,509Nov 9, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week