Digital-EDA / Digital-IDELinks
All in one vscode plugin for HDL development
☆823Updated last month
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below
Sorting:
- 在vscode上的数字设计开发插件☆380Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆631Updated last year
- Must-have verilog systemverilog modules☆1,799Updated 2 months ago
- NJU Virtual Board☆282Updated 2 weeks ago
- Vivado诸多IP,包括图像处理等☆209Updated 11 months ago
- ☆222Updated 4 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆595Updated 2 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆408Updated last year
- ☆151Updated 3 weeks ago
- HDLBits website practices & solutions☆739Updated last year
- The Ultra-Low Power RISC-V Core☆1,528Updated 8 months ago
- Verilog AXI components for FPGA implementation☆1,753Updated 4 months ago
- 中文版 Parallel Programming for FPGAs☆737Updated 10 months ago
- A very simple and easy to understand RISC-V core.☆1,266Updated last year
- riscv 指令集,单周期以及五级流水线CPU☆74Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,310Updated last week
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆303Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆353Updated last year
- automatic-verilog based on vimscript☆266Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆514Updated 4 years ago
- 数字IC相关资料☆1,178Updated 4 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。☆573Updated last year
- 一步一步写MIPS CPU☆816Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆215Updated last year
- An exquisite superscalar RV32GC processor.☆159Updated 5 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated last week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆967Updated this week
- Verilog I2C interface for FPGA implementation☆623Updated 4 months ago
- Verilog PCI express components☆1,365Updated last year
- AXI协议规范中文翻译版☆152Updated 2 years ago