All in one vscode plugin for HDL development
☆1,060Mar 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for Digital-IDE
Users that are interested in Digital-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 在vscode上的数字设计开发插件☆395Jan 27, 2023Updated 3 years ago
- NJU Virtual Board☆306Sep 5, 2025Updated 6 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- code2flow java版本 生成动态语言的调用图☆232Mar 31, 2025Updated 11 months ago
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated 2 weeks ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,323May 15, 2022Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,787Aug 6, 2025Updated 7 months ago
- ☆21May 26, 2025Updated 10 months ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,915Updated this week
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆204Oct 14, 2024Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- Scala based HDL☆1,952Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆67Mar 3, 2026Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆671Mar 20, 2026Updated last week
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆530Jul 17, 2025Updated 8 months ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated last month
- ☆29Jun 19, 2025Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- A very simple and easy to understand RISC-V core.☆1,441Nov 9, 2023Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- 数字IC相关资料☆1,405Jul 1, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated last week
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆42Jul 28, 2024Updated last year
- automatic-verilog based on vimscript☆284Oct 24, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆607Sep 15, 2023Updated 2 years ago