Nitcloud / Image_simLinks
基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)
☆48Updated 5 years ago
Alternatives and similar repositories for Image_sim
Users that are interested in Image_sim are comparing it to the libraries listed below
Sorting:
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- image processing based FPGA☆110Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- ☆36Updated 9 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆131Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- FPGA实现简单的图像处理算法☆48Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆70Updated 4 years ago
- FPGA☆126Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆125Updated 3 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆22Updated 5 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆96Updated 10 months ago
- AXI Interconnect☆51Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆35Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆27Updated 5 years ago