Nitcloud / Image_sim
基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)
☆37Updated 4 years ago
Related projects: ⓘ
- FPGA图像处理仿真平台☆21Updated 2 years ago
- fpga跑sobel识别算法☆25Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆23Updated last year
- 视频旋转(2019FPGA大赛)☆28Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- fpga i2c slave verilog hdl rtl☆10Updated 8 years ago
- AXI Interconnect☆44Updated 3 years ago
- 异步FIFO的内部实现☆23Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆21Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆34Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆23Updated 3 years ago
- FPGA实现简单的图像处理算法☆30Updated last year
- Integration of SIFT and LES Algorithms☆11Updated 4 months ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆23Updated 3 years ago
- Build an open source, extremely simple DMA.☆19Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆21Updated 5 years ago
- ☆32Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆19Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ARM中通过APB总线连接的UART模块☆57Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆11Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆27Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆45Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆18Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆47Updated 8 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆73Updated 6 years ago
- ☆14Updated last year
- ☆20Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆20Updated 2 years ago