A Hardware Construct Language
☆44Jul 25, 2022Updated 3 years ago
Alternatives and similar repositories for PyChip-py-hcl
Users that are interested in PyChip-py-hcl are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆12Jul 9, 2021Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- Cache Replacement Championship - 2☆12Apr 29, 2017Updated 8 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 2 weeks ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 4 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- UVM interactive debug library☆35May 11, 2017Updated 8 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Jun 24, 2020Updated 5 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- FT2232HL JTAG & UART Downloader☆20Jul 18, 2021Updated 4 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- ☆43May 26, 2018Updated 7 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆57Updated this week
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- 海思hi3516dv100开源项目☆20Jun 21, 2020Updated 5 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆93Feb 17, 2026Updated last week
- ☆51Jan 9, 2026Updated last month
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 8 years ago