scutdig / PyChip-py-hclLinks
A Hardware Construct Language
☆44Updated 3 years ago
Alternatives and similar repositories for PyChip-py-hcl
Users that are interested in PyChip-py-hcl are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆29Updated 5 years ago
- ☆80Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆42Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆37Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- BlackParrot on Zynq☆47Updated 7 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆65Updated 3 years ago
- chipyard in mill :P☆77Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 3 weeks ago
- ☆54Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Public release☆56Updated 6 years ago