A Hardware Construct Language
☆45Jul 25, 2022Updated 3 years ago
Alternatives and similar repositories for PyChip-py-hcl
Users that are interested in PyChip-py-hcl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Apr 14, 2023Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jun 22, 2026Updated last month
- ☆13Jul 9, 2021Updated 5 years ago
- a 3D-Reconstruction demo done with Kinect☆21Jul 19, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated last year
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- FT2232HL JTAG & UART Downloader☆22Jul 18, 2021Updated 5 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- ☆12Aug 5, 2023Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self-Distribution BNN☆10Mar 8, 2022Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆37Jun 24, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- Cache Replacement Championship - 2☆13Apr 29, 2017Updated 9 years ago
- ☆43May 26, 2018Updated 8 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- Scripts for XiangShan☆18Updated this week
- ☆25Aug 7, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- Xv6 ports for RISC-V☆15Nov 25, 2024Updated last year
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆55Apr 11, 2020Updated 6 years ago
- RISC-V Nexus Trace TG documentation and reference code☆63Updated this week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- The Synapse Neuron Wallet - Binary Releases☆15Dec 17, 2018Updated 7 years ago
- 海思hi3516dv100开源项目☆20Jun 21, 2020Updated 6 years ago