Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
☆41Nov 12, 2025Updated 8 months ago
Alternatives and similar repositories for hdlConvertorAst
Users that are interested in hdlConvertorAst are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- hardware library for hwt (= ipcore repo)☆45Jul 23, 2026Updated 2 weeks ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 2 weeks ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Aug 3, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jul 24, 2026Updated 2 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 6 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆42Updated this week
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Unified Coverage Interoperability Standard (UCIS)☆15Jul 21, 2026Updated 3 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Aug 4, 2026Updated last week
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 9 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Jun 16, 2026Updated last month
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated 2 weeks ago
- Template based report generation for Pytest☆19Sep 27, 2024Updated last year
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- libCircuit is a C++ Library for EDA software development☆18Sep 27, 2018Updated 7 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago