mortbopet / VSRTL

Related projects: ⓘ

• Kuree / kratos
  Debuggable hardware generator
  ☆66Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆69Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆61Updated 4 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆86Updated 3 years ago
• aignacio / nox
  RISC-V Nox core
  ☆59Updated last month
• pieter3d / simview
  ☆76Updated 6 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆115Updated 3 months ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆74Updated 3 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆83Updated 5 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆102Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 7 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆88Updated 2 years ago
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆80Updated 3 years ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆81Updated 5 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆57Updated 5 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆44Updated 7 months ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆135Updated 2 weeks ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆40Updated 5 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆95Updated 4 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆161Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆76Updated 7 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆45Updated 4 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆35Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆39Updated this week