ldoolitt / vhd2vlLinks
☆132Updated 5 months ago
Alternatives and similar repositories for vhd2vl
Users that are interested in vhd2vl are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆139Updated last week
- Verilog wishbone components☆115Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- WISHBONE SD Card Controller IP Core☆123Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 8 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…