☆147Feb 16, 2026Updated 7 months ago
Alternatives and similar repositories for vhd2vl
Users that are interested in vhd2vl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- ☆19Aug 30, 2020Updated 6 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated 2 weeks ago
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- FPGA ULX2/3 JTAG programmer☆46Nov 2, 2022Updated 3 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- ☆10May 27, 2026Updated 4 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- VHDL library 4 FPGAs☆187Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 1, 2026Updated last week
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- ☆22Jul 28, 2016Updated 10 years ago