☆140Feb 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for vhd2vl
Users that are interested in vhd2vl are comparing it to the libraries listed below
Sorting:
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- FPGA ULX2/3 JTAG programmer☆43Nov 2, 2022Updated 3 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- VHDL library 4 FPGAs☆185Updated this week
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated 3 weeks ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated last month
- An FPGA reverse engineering and documentation project☆65Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 17, 2026Updated last week
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago