Translates IPXACT XML to synthesizable VHDL or SystemVerilog
☆64Oct 7, 2026Updated 3 weeks ago
Alternatives and similar repositories for ipxact2systemverilog
Users that are interested in ipxact2systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated 11 months ago
- ☆15May 10, 2019Updated 7 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 4 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- Generate UVM register model from compiled SystemRDL input☆62Nov 25, 2025Updated 11 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- A VCD parser object☆41Jul 17, 2013Updated 13 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 11 years ago
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Library for easily presenting React Components in a control flow with Promise handling☆10Sep 17, 2017Updated 9 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆293Sep 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Unified Coverage Interoperability Standard (UCIS)☆15Updated this week
- A tiny library for 12/24 hour clock formatting. The main use-case is to support non-standard language/localization combinations - specifi…☆10Sep 16, 2017Updated 9 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated last week
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated last week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year