☆35Jun 23, 2023Updated 3 years ago
Alternatives and similar repositories for BeGAN-benchmarks
Users that are interested in BeGAN-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Encoder-decoder based generative networks for static and transient thermal analysis☆26Feb 16, 2023Updated 3 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆19Feb 22, 2024Updated 2 years ago
- ICCAD2024 - CFIRSTNET: Comprehensive Features for Static IR Drop Estimation with Neural Network☆18Aug 12, 2025Updated last year
- ThermalGCN☆10Jan 27, 2023Updated 3 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆42Jul 6, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆13Jul 3, 2020Updated 6 years ago
- Power grid analysis☆23Aug 5, 2020Updated 6 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆36Aug 4, 2023Updated 3 years ago
- ☆102Jun 24, 2025Updated last year
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆41Sep 3, 2024Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆519May 17, 2026Updated 5 months ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆18Jun 3, 2023Updated 3 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆39Nov 13, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆52Jun 1, 2021Updated 5 years ago
- ☆24Oct 7, 2021Updated 5 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 4 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- ☆46May 29, 2026Updated 5 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆75Jan 5, 2026Updated 9 months ago
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- ☆16May 18, 2024Updated 2 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- Homemade GP codes for easy DIY and study☆23Sep 10, 2024Updated 2 years ago
- ☆43Sep 30, 2025Updated last year
- multi-fidelity fusion toolbox with (MF) Bayesian optimization☆19Sep 20, 2024Updated 2 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- Python iterface for Cadence LEF/DEF parser.☆41Oct 31, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 5 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last month
- SPICE netlists parser for .NET☆33Oct 6, 2026Updated 3 weeks ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆28Aug 13, 2020Updated 6 years ago