☆31Jun 23, 2023Updated 2 years ago
Alternatives and similar repositories for BeGAN-benchmarks
Users that are interested in BeGAN-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Encoder-decoder based generative networks for static and transient thermal analysis☆25Feb 16, 2023Updated 3 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆38Jul 6, 2023Updated 2 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆18Feb 22, 2024Updated 2 years ago
- ☆99Jun 24, 2025Updated 10 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆46Aug 25, 2020Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆148Jul 23, 2025Updated 9 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆94Aug 22, 2024Updated last year
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆37Nov 13, 2024Updated last year
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Jul 3, 2020Updated 5 years ago
- ☆26Dec 1, 2025Updated 5 months ago
- Power grid analysis☆23Aug 5, 2020Updated 5 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- ☆17May 18, 2024Updated last year
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 3 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆473Jul 17, 2025Updated 9 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- Parallel sparse direct solver for circuit simulation☆49Mar 22, 2026Updated last month
- ☆21Nov 29, 2022Updated 3 years ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆69Jan 5, 2026Updated 4 months ago
- Implementation of several grid routers in Rust☆13Apr 7, 2026Updated last month
- GPU-Accelerated Global Router☆29Nov 14, 2024Updated last year
- AIGER And-Inverter-Graph Library☆101Feb 17, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆60Aug 7, 2022Updated 3 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year