UMN-EDA / BeGAN-benchmarksLinks
☆26Updated 2 years ago
Alternatives and similar repositories for BeGAN-benchmarks
Users that are interested in BeGAN-benchmarks are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- Artificial Netlist Generator☆44Updated last year
- Open Source Detailed Placement engine☆39Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- ☆23Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆22Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆62Updated 3 weeks ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 5 months ago
- ☆89Updated 5 months ago
- ☆49Updated last year
- ☆35Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆13Updated last year
- ☆47Updated last year
- ☆31Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- Analog Placement Quality Prediction☆25Updated 2 years ago
- RePlAce global placement tool☆241Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆92Updated 4 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- VLSI EDA Global Router☆76Updated 7 years ago
- ☆31Updated 2 years ago
- UCSD Detailed Router☆93Updated 4 years ago