☆33Jun 23, 2023Updated 3 years ago
Alternatives and similar repositories for BeGAN-benchmarks
Users that are interested in BeGAN-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Encoder-decoder based generative networks for static and transient thermal analysis☆25Feb 16, 2023Updated 3 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆38Jul 6, 2023Updated 3 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collection of Papers and Trials on Deep Learning to aid EE design☆46Aug 25, 2020Updated 5 years ago
- ☆24May 8, 2025Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆96Aug 22, 2024Updated last year
- ICCAD2024 - CFIRSTNET: Comprehensive Features for Static IR Drop Estimation with Neural Network☆16Aug 12, 2025Updated 11 months ago
- Power grid analysis☆22Aug 5, 2020Updated 5 years ago
- ☆12Jul 3, 2020Updated 6 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆39Nov 13, 2024Updated last year
- ☆37Sep 30, 2025Updated 10 months ago
- ☆17May 18, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆18Jun 3, 2023Updated 3 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 5 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆500May 17, 2026Updated 2 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies☆19Apr 1, 2023Updated 3 years ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆71Jan 5, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 5 months ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated last month
- ☆21Nov 29, 2022Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- acst - Analog Circuit Synthesis Tool☆21Jan 15, 2022Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆61Aug 7, 2022Updated 3 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆140Jul 20, 2024Updated 2 years ago
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆19Sep 10, 2024Updated last year
- Basic PyTorch Implementation of 'Neural Architecture Search with Reinforcement Learning' (https://arxiv.org/abs/1611.01578)☆13Feb 24, 2018Updated 8 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- ☆33Jul 3, 2026Updated 3 weeks ago