andreaskuster / black-parrot-branch-predictorLinks
Branch Predictor Optimization for BlackParrot
☆15Updated last year
Alternatives and similar repositories for black-parrot-branch-predictor
Users that are interested in black-parrot-branch-predictor are comparing it to the libraries listed below
Sorting:
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆24Updated 2 weeks ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Xtext project to parse CoreDSL files☆18Updated 4 months ago
- A C version of Branch Predictor Simulator☆18Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- This is the fork of CVA6 intended for PULP development.☆21Updated 3 weeks ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- RISC-V Virtual Prototype☆42Updated 3 years ago
- ☆11Updated last month
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆20Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago