comsec-group / cellift-metaLinks
All the tools you need to reproduce the CellIFT paper experiments
☆23Updated 11 months ago
Alternatives and similar repositories for cellift-meta
Users that are interested in cellift-meta are comparing it to the libraries listed below
Sorting:
- Code repository for Coppelia tool☆23Updated 5 years ago
- ☆17Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113Updated 3 years ago
- ☆88Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Updated 9 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- ☆101Updated last year
- ☆13Updated 10 months ago
- ☆25Updated 2 years ago
- ☆27Updated 10 months ago
- ☆20Updated 7 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Updated last year
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆80Updated 3 months ago
- Hardware Formal Verification Tool☆86Updated last week
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 5 months ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 7 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Updated 2 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Updated last year
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 6 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week