comsec-group / cellift-meta
All the tools you need to reproduce the CellIFT paper experiments
☆17Updated 3 months ago
Alternatives and similar repositories for cellift-meta:
Users that are interested in cellift-meta are comparing it to the libraries listed below
- Code repository for Coppelia tool☆22Updated 4 years ago
- ☆15Updated 3 years ago
- ☆81Updated last year
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆100Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆21Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- ☆80Updated 7 months ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- RTLCheck☆17Updated 6 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆54Updated this week
- Security Test Benchmark for Computer Architectures☆21Updated last month
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- COATCheck☆13Updated 6 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 6 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- ☆14Updated last month
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆55Updated 5 months ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆55Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆18Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago