comsec-group / cellift-meta
All the tools you need to reproduce the CellIFT paper experiments
☆18Updated last week
Alternatives and similar repositories for cellift-meta:
Users that are interested in cellift-meta are comparing it to the libraries listed below
- Code repository for Coppelia tool☆22Updated 4 years ago
- ☆15Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- ☆22Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆81Updated 2 years ago
- ☆19Updated 10 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 2 months ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆102Updated 2 years ago
- CHERI ISA Specification☆23Updated 7 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆21Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- COATCheck☆13Updated 6 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- RTLCheck☆19Updated 6 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆11Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆9Updated 9 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- Testing processors with Random Instruction Generation☆32Updated 2 weeks ago
- ☆9Updated 2 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago