comsec-group / cellift-meta
All the tools you need to reproduce the CellIFT paper experiments
☆20Updated 3 months ago
Alternatives and similar repositories for cellift-meta
Users that are interested in cellift-meta are comparing it to the libraries listed below
Sorting:
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆16Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- ☆24Updated 2 years ago
- ☆84Updated 11 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆80Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆28Updated 3 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- ☆12Updated 8 months ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ☆12Updated 11 months ago
- A tool for checking the contract satisfaction for hardware designs☆10Updated 5 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- ☆13Updated 2 weeks ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 5 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- HW interface for memory caches☆26Updated 5 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Hardware Formal Verification Tool☆51Updated this week
- ☆9Updated 9 years ago