sipeed / Tang-Hex-BSP
Tang-Hex-BSP: BSP for ZYNQ 7020 based FPGA Board Tang-Hex
☆13Updated 5 years ago
Alternatives and similar repositories for Tang-Hex-BSP:
Users that are interested in Tang-Hex-BSP are comparing it to the libraries listed below
- ☆25Updated 3 years ago
- Opensource embedded controller firmware for sipeed boards.☆36Updated 6 years ago
- fpga co-processor for faster SWD programming☆16Updated 7 years ago
- A multiple interface (intel 8080, 3-wire SPI, DPI RGB ) 5 inch TFT LCD capacitive touch screen which is compatible with teraisc DE-serie…☆20Updated 4 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆9Updated 4 years ago
- USB-Blaster instance on CH55x MCU.☆48Updated 5 years ago
- USB-JTAG Adapter Using CH552☆67Updated 3 years ago
- CH552 Dual USB to Serial Bridge.☆77Updated 7 months ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Opensource embedded controller firmware for sipeed boards.☆13Updated 5 years ago
- ☆24Updated 6 years ago
- fft - kendryte k210 / Sipeed M1 dock☆33Updated 6 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Updated 6 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆91Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆23Updated 3 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- YuzukiNezha D1s is a SOM based on Allwinner D1s☆15Updated 3 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.☆22Updated 4 years ago
- ☆43Updated 4 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆23Updated 3 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 7 months ago
- 蚂蚁S9矿板移植pynq2.5☆26Updated 4 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Updated 3 years ago
- Xilinx virtual cable daemon j-link support☆19Updated 8 years ago