LCAI-TIHU / SWLinks
LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
☆23Updated 3 years ago
Alternatives and similar repositories for SW
Users that are interested in SW are comparing it to the libraries listed below
Sorting:
- ☆48Updated 6 years ago
- ☆36Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- ☆40Updated 8 months ago
- ☆35Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆14Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- ☆61Updated 8 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated this week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆33Updated 2 years ago
- ☆85Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- A scalable Eyeriss model in SystemC.☆32Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆89Updated 2 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago