LCAI-TIHU / SWLinks
LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
☆23Updated 2 years ago
Alternatives and similar repositories for SW
Users that are interested in SW are comparing it to the libraries listed below
Sorting:
- ☆46Updated 5 years ago
- ☆36Updated 4 years ago
- ☆36Updated 7 months ago
- A scalable Eyeriss model in SystemC.☆30Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 3 years ago
- ☆55Updated 6 months ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆34Updated last year
- A Toy-Purpose TPU Simulator☆19Updated last year
- ☆33Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- ☆35Updated 6 years ago
- ☆35Updated 3 weeks ago
- ☆86Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆24Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- ☆87Updated last week