LCAI-TIHU / SWLinks
LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
☆23Updated 2 years ago
Alternatives and similar repositories for SW
Users that are interested in SW are comparing it to the libraries listed below
Sorting:
- ☆46Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- ☆53Updated 6 months ago
- ☆36Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- ☆80Updated last week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- ☆35Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 3 weeks ago
- ☆85Updated 2 years ago
- ☆33Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆34Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- Express DLA implementation for FPGA, revised based on NVDLA.☆10Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Updated 3 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago