LCAI-TIHU / SW
LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
☆23Updated 2 years ago
Alternatives and similar repositories for SW:
Users that are interested in SW are comparing it to the libraries listed below
- ☆42Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆33Updated 6 years ago
- ☆29Updated 6 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆14Updated 2 years ago
- ☆35Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 2 months ago
- ☆30Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 3 years ago
- ☆20Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 3 weeks ago
- ☆16Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- eyeriss-chisel3☆40Updated 2 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 9 months ago
- ☆33Updated this week