LCAI-TIHU / SWLinks
LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
☆23Updated 3 years ago
Alternatives and similar repositories for SW
Users that are interested in SW are comparing it to the libraries listed below
Sorting:
- ☆49Updated 6 years ago
- ☆36Updated 4 years ago
- ☆42Updated 9 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- ☆61Updated 8 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 3 weeks ago
- ☆33Updated 2 years ago
- ☆35Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated this week
- ☆86Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- A small Neural Network Processor for Edge devices.☆14Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- ☆90Updated 3 weeks ago
- A scalable Eyeriss model in SystemC.☆33Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago