LCAI-TIHU / SWLinks
LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
☆23Updated 2 years ago
Alternatives and similar repositories for SW
Users that are interested in SW are comparing it to the libraries listed below
Sorting:
- ☆44Updated 5 years ago
- ☆33Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆30Updated 2 months ago
- ☆35Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆30Updated 2 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago
- ☆47Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 11 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- ☆81Updated last year
- ☆17Updated 5 years ago
- ☆35Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago