os-fpga / IP_CatalogLinks
IP Catalog for Raptor.
☆17Updated last year
Alternatives and similar repositories for IP_Catalog
Users that are interested in IP_Catalog are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆22Updated this week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last month
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- ☆19Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆71Updated 6 months ago
- ☆27Updated 5 months ago
- ☆35Updated 2 years ago
- Open FPGA Modules☆24Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Updated last month
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- ☆32Updated 4 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- ☆79Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Xilinx IP repository☆13Updated 7 years ago