os-fpga / IP_CatalogLinks
IP Catalog for Raptor.
☆12Updated 6 months ago
Alternatives and similar repositories for IP_Catalog
Users that are interested in IP_Catalog are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Open FPGA Modules☆23Updated 7 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- Testbenches for HDL projects☆18Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- APB Logic☆18Updated 5 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆15Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Computational Storage Device based on the open source project OpenSSD.☆23Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- Verilog CAN controller that is compatible to the SJA 1000.☆12Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago