Verilog Ethernet Switch (layer 2)
☆52Oct 18, 2023Updated 2 years ago
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- 10Gb Ethernet Switch☆258Oct 16, 2025Updated 5 months ago
- ☆14Aug 1, 2023Updated 2 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆43Updated this week
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆35Aug 13, 2022Updated 3 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 3 months ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- ☆83Jun 27, 2022Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Jan 2, 2025Updated last year
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Jan 6, 2023Updated 3 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 9 months ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- ☆28May 11, 2021Updated 4 years ago
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- Example designs for FPGA Drive FMC☆287Feb 28, 2026Updated 3 weeks ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- ONetSwitch is an open Software Defined Networking (SDN) platform☆79Jul 25, 2017Updated 8 years ago
- Blockchain Offload Engine☆16May 5, 2018Updated 7 years ago