mcjtag / eth_switchLinks
Verilog Ethernet Switch (layer 2)
☆46Updated last year
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- ☆76Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- 国产VU13P加速卡资料☆76Updated 5 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- ☆27Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Verilog digital signal processing components☆150Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Ethernet interface modules for Cocotb☆69Updated last year
- ☆60Updated 2 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago