mcjtag / eth_switchLinks
Verilog Ethernet Switch (layer 2)
☆46Updated last year
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- ☆78Updated 3 years ago
- UART -> AXI Bridge☆62Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- 国产VU13P加速卡资料☆77Updated 5 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- understanding of cocotb (In Chinese Only)☆17Updated 3 months ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆59Updated 3 years ago
- ☆27Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 6 months ago
- SDRAM controller with AXI4 interface☆97Updated 6 years ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- ☆43Updated 8 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆138Updated 2 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- Ethernet 10GE MAC☆45Updated 11 years ago
- PCI express simulation framework for Cocotb☆174Updated last week
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago