Verilog Ethernet Switch (layer 2)
☆51Oct 18, 2023Updated 2 years ago
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- 10Gb Ethernet Switch☆255Oct 16, 2025Updated 4 months ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- ☆83Jun 27, 2022Updated 3 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆41Updated this week
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- ☆27May 11, 2021Updated 4 years ago
- ONetSwitch is an open Software Defined Networking (SDN) platform☆79Jul 25, 2017Updated 8 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- Example designs for FPGA Drive FMC☆286Jan 9, 2025Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆33Aug 13, 2022Updated 3 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago