mcjtag / eth_switchLinks
Verilog Ethernet Switch (layer 2)
☆50Updated 2 years ago
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- ☆80Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- ☆44Updated 8 years ago
- UART -> AXI Bridge☆68Updated 4 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- SDRAM controller with AXI4 interface☆99Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- 国产VU13P加速卡资料☆81Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Ethernet interface modules for Cocotb☆72Updated 3 months ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆34Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆159Updated 10 months ago
- ☆28Updated 4 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Ethernet switch implementation written in Verilog☆56Updated 2 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆54Updated 2 years ago
- ☆28Updated 5 months ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆99Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆146Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago