mcjtag / eth_switchLinks
Verilog Ethernet Switch (layer 2)
☆49Updated 2 years ago
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- ☆79Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆94Updated 4 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Ethernet interface modules for Cocotb☆71Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- 国产VU13P加速卡资料☆79Updated 7 months ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆44Updated 8 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆142Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- ☆27Updated 4 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago