mcjtag / eth_switch
Verilog Ethernet Switch (layer 2)
☆41Updated last year
Alternatives and similar repositories for eth_switch:
Users that are interested in eth_switch are comparing it to the libraries listed below
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆56Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- ☆25Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- 国产VU13P加速卡资料☆66Updated last week
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- ☆38Updated 7 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆21Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- NVMe Controller featuring Hardware Acceleration☆83Updated 3 years ago