mcjtag / eth_switchLinks
Verilog Ethernet Switch (layer 2)
☆43Updated last year
Alternatives and similar repositories for eth_switch
Users that are interested in eth_switch are comparing it to the libraries listed below
Sorting:
- ☆64Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆88Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆25Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆16Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆63Updated 7 months ago
- ☆51Updated 2 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Ethernet interface modules for Cocotb☆65Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- ☆41Updated 8 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated last year