mcjtag / eth_switch
Verilog Ethernet Switch (layer 2)
☆41Updated last year
Alternatives and similar repositories for eth_switch:
Users that are interested in eth_switch are comparing it to the libraries listed below
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- ☆54Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆82Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 9 months ago
- Implementation of the PCIe physical layer☆33Updated last month
- A simple DDR3 memory controller☆54Updated 2 years ago
- ☆24Updated 3 years ago
- 国产VU13P加速卡资料☆64Updated this week
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆21Updated last year
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- ☆53Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆30Updated 9 years ago
- Ethernet switch implementation written in Verilog☆44Updated last year
- ☆38Updated 7 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆52Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 3 months ago