mohasnik / Network-On-ChipLinks
RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers, and nodes, along with comprehensive high-level testing scenarios. Developed as part of a Core-Based Embedded System Design course.
☆24Updated last year
Alternatives and similar repositories for Network-On-Chip
Users that are interested in Network-On-Chip are comparing it to the libraries listed below
Sorting:
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- SoC design & prototyping☆16Updated 8 months ago
- UVM Clock and Reset Agent☆14Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆27Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Updated 5 years ago
- ☆27Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Updated 3 years ago
- ☆15Updated last year
- ☆31Updated 5 years ago
- APB Logic☆23Updated 3 weeks ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- A reliable, real-time subsystem for the Carfield SoC☆18Updated 2 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20Updated 8 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 11 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 2 weeks ago
- systemc建模相关☆28Updated 11 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Updated 7 years ago
- A harvard architecture CPU based on RISC-V.☆15Updated 2 years ago
- JSON lib in Systemverilog☆44Updated 3 years ago
- ☆33Updated 2 months ago
- Connecting SystemC with SystemVerilog☆42Updated 13 years ago
- UVM Python Verification Agents Library☆15Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- A mock framework for use with SVUnit☆19Updated 2 years ago
- ☆20Updated last month