RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers, and nodes, along with comprehensive high-level testing scenarios. Developed as part of a Core-Based Embedded System Design course.
☆34Jul 12, 2024Updated 2 years ago
Alternatives and similar repositories for Network-On-Chip
Users that are interested in Network-On-Chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Oct 27, 2024Updated 2 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- RTL design of Systolic Arrays for matrix multiplication.☆16Dec 17, 2023Updated 2 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆30Feb 16, 2024Updated 2 years ago
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆216Aug 27, 2022Updated 4 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Nov 2, 2015Updated 11 years ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- ☆15Oct 27, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Download proccedings from DVCon☆24Mar 29, 2026Updated 7 months ago
- a simple risc processor☆11Aug 30, 2026Updated 2 months ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- Open-source Claude skills for the U.S. EB-2 National Interest Waiver: assess your case, draft the petition letter and supporting document…☆14Sep 3, 2026Updated 2 months ago
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- ☆13Aug 17, 2026Updated 2 months ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- ☆14Jun 16, 2025Updated last year
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- course materials for CS4223 Multi-core Architecture at NUS☆10Nov 20, 2023Updated 2 years ago
- Using Xilinx Vitis, Vivado and Vitis HLS design program and running on Xilinx ZCU104 board☆13Sep 22, 2022Updated 4 years ago
- Generative AI for Semiconductor Design: Engineering Assistant built with Bedrock, Knowledge Bases and Langchain☆31Jun 14, 2024Updated 2 years ago
Are these results useful?